Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

mac/crc: Implement 32 bit support in checker

This commit is contained in:
David Sawatzke 2021-08-08 16:40:58 +02:00
parent 7306c58ac8
commit 03e847e90b
1 changed files with 13 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
liteeth/mac/crc.py
View File

@ -242,9 +242,9 @@ class LiteEthMACCRCChecker(Module):
Attributes Attributes
---------- ----------
sink : in sink : in
Packet octets with CRC. Packet data with CRC.
source : out source : out
Packet octets without CRC and "error" set to 0 Packet data without CRC and "error" set to 0
on last when CRC OK / set to 1 when CRC KO. on last when CRC OK / set to 1 when CRC KO.
error : out error : out
Pulses every time a CRC error is detected. Pulses every time a CRC error is detected.
@ -258,6 +258,7 @@ class LiteEthMACCRCChecker(Module):
# # # # # #
dw = len(sink.data) dw = len(sink.data)
assert dw in [8, 32]
crc = crc_class(dw) crc = crc_class(dw)
self.submodules += crc self.submodules += crc
ratio = crc.width//dw ratio = crc.width//dw
@ -285,8 +286,13 @@ class LiteEthMACCRCChecker(Module):
source.last.eq(sink.last), source.last.eq(sink.last),
fifo.source.ready.eq(fifo_out), fifo.source.ready.eq(fifo_out),
source.payload.eq(fifo.source.payload), source.payload.eq(fifo.source.payload),
source.last_be.eq(sink.last_be),
source.error.eq(sink.error | crc.error), # `source.error` has a width > 1 for dw > 8, but since the crc error
# applies to the whole ethernet packet, all the bytes are marked as
# containing an error. This way later reducing the data width
# doesn't run into issues with missing the error
source.error.eq(sink.error | Replicate(crc.error, dw//8)),
self.error.eq(source.valid & source.last & crc.error), self.error.eq(source.valid & source.last & crc.error),
] ]
@ -295,7 +301,10 @@ class LiteEthMACCRCChecker(Module):
fifo.reset.eq(1), fifo.reset.eq(1),
NextState("IDLE"), NextState("IDLE"),
) )
self.comb += crc.data.eq(sink.data) self.comb += [
crc.data.eq(sink.data),
crc.last_be.eq(sink.last_be),
]
fsm.act("IDLE", fsm.act("IDLE",
If(sink.valid & sink.ready, If(sink.valid & sink.ready,
crc.ce.eq(1), crc.ce.eq(1),