Hardware/liteeth
1
0
Fork 0
mirror of https://github.com/enjoy-digital/liteeth.git synced 2025-01-03 03:43:37 -05:00
Code Issues Projects Releases Packages Wiki Activity

core/arp: Fix mem_wr_port alias direction.

Browse source
This commit is contained in:
Florent Kermarrec 2023-10-13 14:31:03 +02:00
parent 9d13f612c1
commit 09d31b5af8
1 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
liteeth/core/arp.py
View file

@ -191,9 +191,9 @@ class LiteEthARPCache(LiteXModule):
mem_wr_port_ip_address = Signal(32)
mem_wr_port_mac_address = Signal(48)
self.comb += [
mem_wr_port_valid.eq(mem_wr_port.dat_w[80]),
mem_wr_port_ip_address.eq(mem_wr_port.dat_w[0:32]),
mem_wr_port_mac_address.eq(mem_wr_port.dat_w[32:80]),
mem_wr_port.dat_w[80].eq(mem_wr_port_valid),
mem_wr_port.dat_w[0:32].eq(mem_wr_port_ip_address),
mem_wr_port.dat_w[32:80].eq(mem_wr_port_mac_address),
]
# Memory rd_port aliases.