Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/Makefile: add example_designs to test regression on example_designs (only generate hdl)

This commit is contained in:
Florent Kermarrec 2015-09-12 16:28:09 +02:00
parent 58d45c873a
commit 1d9ea484e2
2 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
example_designs/make.py
View File

@ -127,7 +127,6 @@ System Clk: {} MHz
if actions["build-bitstream"]:
actions["build-csr-csv"] = True
actions["build-bitstream"] = True
actions["load-bitstream"] = True
if actions["clean"]:
subprocess.call(["rm", "-rf", "build/*"])

6
test/Makefile
View File

@ -31,3 +31,9 @@ icmp_tb:
etherbone_tb:
$(CMD) etherbone_tb.py
example_designs:
cd ../example_designs && $(PYTHON) make.py -t base -p kc705 -Ob run False build-bitstream
cd ../example_designs && $(PYTHON) make.py -t udp -p kc705 -Ob run False build-bitstream
cd ../example_designs && $(PYTHON) make.py -t etherbone -p kc705 -Ob run False build-bitstream
cd ../example_designs && $(PYTHON) make.py -t tty -p kc705 -Ob run False build-bitstream