Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/rmii: Also use SDROutput on TX and add comments/simplify.

This commit is contained in:
Florent Kermarrec 2024-09-23 11:53:42 +02:00
parent 3cfbf007ab
commit 66b277a80b
1 changed files with 14 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
liteeth/phy/rmii.py
View File

@ -23,19 +23,22 @@ class LiteEthPHYRMIITX(LiteXModule):
# # #
# Converter: 8-bit to 2-bit.
# --------------------------
self.converter = converter = stream.Converter(8, 2)
# Datapath: Sink -> Converter.
# ----------------------------
self.comb += [
converter.sink.valid.eq(sink.valid),
converter.sink.data.eq(sink.data),
sink.ready.eq(converter.sink.ready),
sink.connect(converter.sink, keep={"valid", "ready", "data"}),
converter.source.ready.eq(1),
]
pads.tx_en.reset_less = True
pads.tx_data.reset_less = True
self.sync += [
pads.tx_en.eq(converter.source.valid),
pads.tx_data.eq(converter.source.data)
]
# Output (Sync).
# --------------
self.specials += SDROutput(i=converter.source.valid, o=pads.tx_en)
for i in range(2):
self.specials += SDROutput(i=converter.source.data[i], o=pads.tx_data[i])
# LiteEth PHY RMII RX ------------------------------------------------------------------------------
@ -45,8 +48,8 @@ class LiteEthPHYRMIIRX(LiteXModule):
# # #
# Input.
# ------
# Input (Sync).
# -------------
crs_dv = Signal()
rx_data = Signal(2)
self.specials += SDRInput(i=pads.crs_dv, o=crs_dv)