Hardware/liteeth
1
0
Fork 0
mirror of https://github.com/enjoy-digital/liteeth.git synced 2025-01-03 03:43:37 -05:00
Code Issues Projects Releases Packages Wiki Activity

mac/core: Insert gap in phy tx cd

Browse source 
Otherwise if the sys cd is a bit too fast, the gap generated might get
eliminated by the cdc buffer
This commit is contained in:
David Sawatzke 2021-11-05 16:42:42 +01:00
parent 8ba5cf06a6
commit 6b81121824
1 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
liteeth/mac/core.py
View file

@ -95,8 +95,8 @@ class LiteEthMACCore(Module, AutoCSR):
self.pipeline.append(tx_preamble)
def add_gap(self):
tx_gap = gap.LiteEthMACGap(datapath_dw)
tx_gap = ClockDomainsRenamer(cd_tx)(tx_gap)
tx_gap = gap.LiteEthMACGap(phy_dw)
tx_gap = ClockDomainsRenamer("eth_tx")(tx_gap)
self.submodules += tx_gap
self.pipeline.append(tx_gap)
@ -117,7 +117,6 @@ class LiteEthMACCore(Module, AutoCSR):
if with_preamble_crc:
tx_datapath.add_crc()
tx_datapath.add_preamble()
tx_datapath.add_gap()
if with_sys_datapath:
# CHECKME: Verify converter/cdc order for the different cases.
tx_datapath.add_cdc()
@ -125,6 +124,8 @@ class LiteEthMACCore(Module, AutoCSR):
tx_datapath.add_converter()
if core_dw != 8:
tx_datapath.add_last_be()
# Gap insertion has to occurr in phy tx domain to ensure gap is correctly maintained
tx_datapath.add_gap()
tx_datapath.pipeline.append(phy)
self.submodules.tx_datapath = tx_datapath