Hardware/liteeth
1
0
Fork 0
mirror of https://github.com/enjoy-digital/liteeth.git synced 2025-01-03 03:43:37 -05:00
Code Issues Projects Releases Packages Wiki Activity

mac/core/LiteEthMACCore: Switch CDC to ClockDomainCrossing and reduce buffering.

Browse source
This commit is contained in:
Florent Kermarrec 2021-07-16 14:51:25 +02:00
parent 66fcad12cf
commit 72dd7bf283
1 changed files with 3 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
liteeth/mac/core.py
View file

@ -103,10 +103,9 @@ class LiteEthMACCore(Module, AutoCSR):
rx_pipeline += [rx_converter]
# Cross Domain Crossing
tx_cdc = stream.AsyncFIFO(eth_phy_description(dw), 64)
rx_cdc = stream.AsyncFIFO(eth_phy_description(dw), 64)
self.submodules += ClockDomainsRenamer({"write": "sys", "read": "eth_tx"})(tx_cdc)
self.submodules += ClockDomainsRenamer({"write": "eth_rx", "read": "sys"})(rx_cdc)
tx_cdc = stream.ClockDomainCrossing(eth_phy_description(dw), cd_from="sys", cd_to="eth_tx", depth=32)
rx_cdc = stream.ClockDomainCrossing(eth_phy_description(dw), cd_from="eth_rx", cd_to="sys", depth=32)
self.submodules += tx_cdc, rx_cdc
tx_pipeline += [tx_cdc]
rx_pipeline += [rx_cdc]