mirror of
https://github.com/enjoy-digital/liteeth.git
synced 2025-01-03 03:43:37 -05:00
liteeth/gen: Allow configuration of nrxslots and ntxslots
We might want to increase nrxslots and ntxslots to improve performance, so allow it to be overriden via the yaml config.
This commit is contained in:
parent
947ed03720
commit
7ac3fe681a
1 changed files with 8 additions and 2 deletions
|
@ -213,14 +213,20 @@ class MACCore(PHYCore):
|
|||
# PHY --------------------------------------------------------------------------------------
|
||||
PHYCore.__init__(self, platform, core_config)
|
||||
|
||||
nrxslots = core_config.get("nrxslots", 2)
|
||||
ntxslots = core_config.get("ntxslots", 2)
|
||||
mac_memsize = (nrxslots + ntxslots) * buffer_depth
|
||||
|
||||
# MAC --------------------------------------------------------------------------------------
|
||||
self.submodules.ethmac = LiteEthMAC(
|
||||
phy = self.ethphy,
|
||||
dw = 32,
|
||||
interface = "wishbone",
|
||||
endianness = core_config["endianness"])
|
||||
endianness = core_config["endianness"],
|
||||
nrxslots = nrxslots,
|
||||
ntxslots = ntxslots)
|
||||
self.add_wb_slave(self.mem_map["ethmac"], self.ethmac.bus)
|
||||
self.add_memory_region("ethmac", self.mem_map["ethmac"], 0x2000, type="io")
|
||||
self.add_memory_region("ethmac", self.mem_map["ethmac"], mac_memsize, type="io")
|
||||
self.add_csr("ethmac")
|
||||
|
||||
# Wishbone Interface -----------------------------------------------------------------------
|
||||
|
|
Loading…
Reference in a new issue