Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[fix] sending last with the last payload

This commit is contained in:
Charles-Henri Mousset 2022-06-11 17:26:48 +02:00
parent 9f19e7315c
commit 8a1685d8c9
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
liteeth/phy/ethernet.py
View File

@ -162,7 +162,7 @@ class LiteEthPHYETHERNETRX(Module):
self.comb += noise.eq(edge & (bit_period_cnt == 0)) self.comb += noise.eq(edge & (bit_period_cnt == 0))
# Byte logic # Byte logic
bitcnt = Signal(max=8) bitcnt = Signal(max=8 + 1)
rx_inverted = Signal() rx_inverted = Signal()
half_bit = Signal() half_bit = Signal()
data_r = Signal(8) data_r = Signal(8)
@ -172,7 +172,7 @@ class LiteEthPHYETHERNETRX(Module):
).Else( ).Else(
source.data.eq(data_r), source.data.eq(data_r),
), ),
source.last_be.eq(1), source.last_be.eq(source.last),
] ]
self.submodules.fsm = fsm = FSM("SYNC") self.submodules.fsm = fsm = FSM("SYNC")
@ -184,7 +184,7 @@ class LiteEthPHYETHERNETRX(Module):
) )
fsm.act("SYNC", fsm.act("SYNC",
NextValue(bitcnt, 0), NextValue(bitcnt, 1),
# Wait for the preamble to sync on byte-boundaries # Wait for the preamble to sync on byte-boundaries
If(edge, If(edge,
NextValue(half_bit, ~half_bit), NextValue(half_bit, ~half_bit),
@ -218,9 +218,9 @@ class LiteEthPHYETHERNETRX(Module):
NextValue(data_r, Cat(data_r[1:], rx_i)), NextValue(data_r, Cat(data_r[1:], rx_i)),
NextValue(bitcnt, bitcnt + 1), NextValue(bitcnt, bitcnt + 1),
NextValue(half_bit, 1), NextValue(half_bit, 1),
If(bitcnt == 7, If(bitcnt == 8,
source.valid.eq(1), source.valid.eq(1),
NextValue(bitcnt, 0), NextValue(bitcnt, 1),
), ),
), ),
), ),