global: use SyncFIFO instead of Buffer
This commit is contained in:
parent
aff07c6809
commit
9cd7dc3088
|
@ -1,7 +1,5 @@
|
|||
from liteeth.common import *
|
||||
|
||||
from litex.soc.interconnect.stream_packet import Buffer
|
||||
|
||||
from targets.base import BaseSoC
|
||||
|
||||
|
||||
|
@ -19,7 +17,7 @@ class UDPSoC(BaseSoC):
|
|||
|
||||
def add_udp_loopback(self, port, dw, depth, name=None):
|
||||
port = self.core.udp.crossbar.get_port(port, dw)
|
||||
buf = Buffer(eth_udp_user_description(dw), depth//(dw//8), 8)
|
||||
buf = stream.SyncFIFO(eth_udp_user_description(dw), depth//(dw//8))
|
||||
if name is None:
|
||||
self.submodules += buf
|
||||
else:
|
||||
|
|
|
@ -1,6 +1,6 @@
|
|||
from liteeth.common import *
|
||||
|
||||
from litex.soc.interconnect.stream_packet import Depacketizer, Packetizer, Buffer
|
||||
from litex.soc.interconnect.stream_packet import Depacketizer, Packetizer
|
||||
|
||||
|
||||
# icmp tx
|
||||
|
@ -127,7 +127,7 @@ class LiteEthICMPEcho(Module):
|
|||
# # #
|
||||
|
||||
# TODO: optimize ressources (no need to store parameters as datas)
|
||||
self.submodules.buffer = Buffer(eth_icmp_user_description(8), 128, 2)
|
||||
self.submodules.buffer = stream.SyncFIFO(eth_icmp_user_description(8), 128)
|
||||
self.comb += [
|
||||
sink.connect(self.buffer.sink),
|
||||
self.buffer.source.connect(source),
|
||||
|
|
|
@ -1,7 +1,8 @@
|
|||
from liteeth.common import *
|
||||
from liteeth.crossbar import LiteEthCrossbar
|
||||
|
||||
from litex.soc.interconnect.stream_packet import Depacketizer, Packetizer, Buffer
|
||||
from litex.soc.interconnect import stream
|
||||
from litex.soc.interconnect.stream_packet import Depacketizer, Packetizer
|
||||
|
||||
|
||||
# udp crossbar
|
||||
|
|
|
@ -272,7 +272,7 @@ class LiteEthEtherboneRecordSender(Module):
|
|||
# # #
|
||||
|
||||
# TODO: optimize ressources (no need to store parameters as datas)
|
||||
pbuffer = Buffer(eth_etherbone_mmap_description(32), buffer_depth)
|
||||
pbuffer = stream.SyncFIFO(eth_etherbone_mmap_description(32), buffer_depth)
|
||||
self.submodules += pbuffer
|
||||
self.comb += sink.connect(pbuffer.sink)
|
||||
|
||||
|
|
Loading…
Reference in New Issue