Hardware/liteeth
1
0
Fork 0
mirror of https://github.com/enjoy-digital/liteeth.git synced 2025-01-03 03:43:37 -05:00
Code Issues Projects Releases Packages Wiki Activity

phy/s6rgmii: fix missing last signal

Browse source
This commit is contained in:
Florent Kermarrec 2016-03-29 16:53:37 +02:00
parent b394f2f45e
commit a189b2c195
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
liteeth/phy/s6rgmii.py
View file

@ -59,6 +59,8 @@ class LiteEthPHYRGMIIRX(Module):
rx_ctl_d = Signal()
self.sync += rx_ctl_d.eq(rx_ctl)
last = Signal()
self.comb += last.eq(~rx_ctl & rx_ctl_d)
self.sync += [
source.valid.eq(rx_ctl),
source.data.eq(rx_data)