phy/s6rgmii: fix missing last signal
This commit is contained in:
parent
b394f2f45e
commit
a189b2c195
|
@ -59,6 +59,8 @@ class LiteEthPHYRGMIIRX(Module):
|
||||||
rx_ctl_d = Signal()
|
rx_ctl_d = Signal()
|
||||||
self.sync += rx_ctl_d.eq(rx_ctl)
|
self.sync += rx_ctl_d.eq(rx_ctl)
|
||||||
|
|
||||||
|
last = Signal()
|
||||||
|
self.comb += last.eq(~rx_ctl & rx_ctl_d)
|
||||||
self.sync += [
|
self.sync += [
|
||||||
source.valid.eq(rx_ctl),
|
source.valid.eq(rx_ctl),
|
||||||
source.data.eq(rx_data)
|
source.data.eq(rx_data)
|
||||||
|
|
Loading…
Reference in New Issue