Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frontend/stream/LiteEthStream2UDPTX: Fix/Simplify no FIFO case.

This commit is contained in:
Florent Kermarrec 2021-09-22 18:05:59 +02:00
parent a26608f30f
commit c7aa4e50f4
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
liteeth/frontend/stream.py
View File

@ -20,11 +20,12 @@ class LiteEthStream2UDPTX(Module):
if fifo_depth is None: if fifo_depth is None:
assert send_level == 1 assert send_level == 1
self.comb += [ self.comb += [
source.valid.eq(sink.valid), sink.connect(source, keep={"valid", "ready", "data"}),
source.last.eq(1), source.last.eq(1),
source.length.eq(1), source.src_port.eq(udp_port),
source.data.eq(sink.data), source.dst_port.eq(udp_port),
sink.ready.eq(source.ready) source.ip_address.eq(ip_address),
source.length.eq(1)
] ]
else: else:
level = Signal(max=fifo_depth+1) level = Signal(max=fifo_depth+1)