Hardware
/
litescope
mirror of https://github.com/enjoy-digital/litescope.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #27 from cklarhorst/fix-storage-wrong-clock-domain 

Fix: 2 signals in the storage class belong to the wrong clock domain
This commit is contained in:
enjoy-digital 2020-08-07 14:20:14 +02:00 committed by GitHub
parent 2ad73a0f54 ad4e46c8c6
commit 7d227740bd
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litescope/core.py
View File

@ -208,11 +208,11 @@ class _Storage(Module, AutoCSR):
If(sink.valid & sink.hit, If(sink.valid & sink.hit,
NextState("RUN") NextState("RUN")
), ),
mem.source.ready.eq(mem.level >= self.offset.storage) mem.source.ready.eq(mem.level >= offset)
) )
fsm.act("RUN", fsm.act("RUN",
sink.connect(mem.sink, omit={"hit"}), sink.connect(mem.sink, omit={"hit"}),
If(mem.level >= self.length.storage, If(mem.level >= length,
NextState("IDLE"), NextState("IDLE"),
) )
) )