Florent Kermarrec
|
e92f0b7ea2
|
example_designs/test: cleanup and simplify
|
2018-05-28 23:12:47 +02:00 |
|
Florent Kermarrec
|
a269e67a10
|
software: add rising/falling edge support
|
2018-05-28 19:42:46 +02:00 |
|
Florent Kermarrec
|
26a8b8989b
|
example_designs: update
|
2018-05-28 18:05:31 +02:00 |
|
Florent Kermarrec
|
b57a5f9369
|
example_design: demonstrate how to use groups, create separate capture for vcd (bus support) and sigrok (no bus support)
|
2017-06-22 19:12:33 +02:00 |
|
Florent Kermarrec
|
49c524d866
|
software/driver: remove samplerate handling and simply pass it when writing dump if wanted
|
2017-06-22 18:37:54 +02:00 |
|
Florent Kermarrec
|
01eabb2d0d
|
example_design: update with litex and fix
|
2017-06-22 17:58:19 +02:00 |
|
Florent Kermarrec
|
b1b9e61ecf
|
gateware: complete refactoring (only keep essential features, now less than 200 LOCs :)
use new LiteX features and only keep one trigger, subsampler, cdc, converter and storage modules.
software still needs to be cleaned up.
|
2016-03-31 21:41:51 +02:00 |
|
Florent Kermarrec
|
7b8169d8d2
|
example_designs/test: fix test_logic_analyzer import
|
2015-11-24 15:10:03 +01:00 |
|
Florent Kermarrec
|
577d83dc80
|
test: use new RemoteClient/RemoveServer provided by LiteX
|
2015-11-17 00:23:51 +01:00 |
|
Florent Kermarrec
|
9cc05dfe33
|
example_designs/test/test_logic_analyzer: replace la with logic_analyzer
|
2015-09-27 19:26:22 +02:00 |
|
Florent Kermarrec
|
19140a853b
|
example_designs/test/Makefile: add clean
|
2015-09-27 19:24:38 +02:00 |
|
Florent Kermarrec
|
7623739f5a
|
change names of frontend modules: io --> inout, la--> logic_analyzer
|
2015-09-27 18:47:30 +02:00 |
|
Florent Kermarrec
|
c436e160b6
|
example_designs/test: add Makefile and test on de0nano
|
2015-09-27 18:16:10 +02:00 |
|
Florent Kermarrec
|
9393fee9f3
|
init repo
|
2015-09-09 08:24:08 +02:00 |