litex-boards/litex_boards/targets/pano_logic_g2.py

69 lines
2.4 KiB
Python
Raw Normal View History

#!/usr/bin/env python3
# This file is Copyright (c) 2020 Florent Kermarrec <florent@enjoy-digital.fr>
2020-05-07 09:24:03 -04:00
# License: BSD
import os
import argparse
2020-05-07 09:22:22 -04:00
from migen import *
from migen.genlib.resetsync import AsyncResetSynchronizer
from litex_boards.platforms import pano_logic_g2
2020-05-07 09:22:22 -04:00
from litex.soc.cores.clock import *
from litex.soc.integration.soc_core import *
2020-05-07 09:22:22 -04:00
from litex.soc.integration.builder import *
from litex.soc.cores.led import LedChaser
2020-05-07 09:22:22 -04:00
# CRG ----------------------------------------------------------------------------------------------
2020-05-07 09:22:22 -04:00
class _CRG(Module):
def __init__(self, platform, clk_freq):
self.clock_domains.cd_sys = ClockDomain()
2020-05-07 09:22:22 -04:00
# # #
2020-05-07 09:22:22 -04:00
self.submodules.pll = pll = S6PLL(speedgrade=-2)
pll.register_clkin(platform.request("clk125"), 125e6)
pll.create_clkout(self.cd_sys, clk_freq)
2020-05-07 09:22:22 -04:00
# BaseSoC ------------------------------------------------------------------------------------------
2020-05-07 09:22:22 -04:00
class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(50e6), **kwargs):
platform = pano_logic_g2.Platform()
# SoCCore ----------------------------------------------------------------------------------
SoCCore.__init__(self, platform, clk_freq=sys_clk_freq, **kwargs)
2020-05-07 09:22:22 -04:00
# CRG --------------------------------------------------------------------------------------
self.submodules.crg = _CRG(platform, sys_clk_freq)
# Leds -------------------------------------------------------------------------------------
self.submodules.leds = LedChaser(
pads = Cat(*[platform.request("user_led", i) for i in range(3)]),
sys_clk_freq = sys_clk_freq)
self.add_csr("leds")
# Build --------------------------------------------------------------------------------------------
def main():
parser = argparse.ArgumentParser(description="LiteX SoC on Pano Logic G2")
parser.add_argument("--build", action="store_true", help="Build bitstream")
parser.add_argument("--load", action="store_true", help="Load bitstream")
builder_args(parser)
soc_core_args(parser)
args = parser.parse_args()
soc = BaseSoC(**soc_core_argdict(args))
builder = Builder(soc, **builder_argdict(args))
builder.build(run=args.build)
if args.load:
prog = soc.platform.create_programmer()
prog.load_bitstream(os.path.join(builder.gateware_dir, "top.sof"))
if __name__ == "__main__":
main()