2021-12-10 17:38:55 -05:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
|
|
|
#
|
|
|
|
# This file is part of LiteX-Boards.
|
|
|
|
#
|
|
|
|
# Copyright (c) 2021 Franck Jullien <franck.jullien@collshade.fr>
|
|
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
|
|
|
|
import argparse
|
|
|
|
|
|
|
|
from migen import *
|
|
|
|
from migen.genlib.resetsync import AsyncResetSynchronizer
|
|
|
|
|
2021-12-13 09:54:56 -05:00
|
|
|
from litex_boards.platforms import efinix_titanium_ti60_f225_dev_kit
|
2021-12-10 17:38:55 -05:00
|
|
|
|
|
|
|
from litex.build.generic_platform import *
|
|
|
|
|
|
|
|
from litex.soc.cores.clock import *
|
|
|
|
from litex.soc.integration.soc_core import *
|
|
|
|
from litex.soc.integration.builder import *
|
2021-12-17 04:23:07 -05:00
|
|
|
from litex.soc.integration.soc import SoCRegion
|
|
|
|
|
|
|
|
from litehyperbus.core.hyperbus import HyperRAM
|
2021-12-10 17:38:55 -05:00
|
|
|
|
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
class _CRG(Module):
|
|
|
|
def __init__(self, platform, sys_clk_freq):
|
|
|
|
self.clock_domains.cd_sys = ClockDomain()
|
|
|
|
|
|
|
|
# # #
|
|
|
|
|
|
|
|
clk25 = platform.request("clk25")
|
|
|
|
rst_n = platform.request("user_btn", 0)
|
|
|
|
|
|
|
|
# PLL
|
|
|
|
self.submodules.pll = pll = TITANIUMPLL(platform)
|
|
|
|
self.comb += pll.reset.eq(~rst_n)
|
|
|
|
pll.register_clkin(clk25, 25e6)
|
|
|
|
# You can use CLKOUT0 only for clocks with a maximum frequency of 4x
|
|
|
|
# (integer) of the reference clock. If all your system clocks do not fall within
|
|
|
|
# this range, you should dedicate one unused clock for CLKOUT0.
|
|
|
|
pll.create_clkout(None, 25e6)
|
|
|
|
|
|
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq, with_reset=True)
|
|
|
|
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
class BaseSoC(SoCCore):
|
2022-01-04 05:25:18 -05:00
|
|
|
def __init__(self, sys_clk_freq=int(200e6), with_spi_flash=False, with_hyperram=False, **kwargs):
|
2021-12-13 09:54:56 -05:00
|
|
|
platform = efinix_titanium_ti60_f225_dev_kit.Platform()
|
2021-12-10 17:38:55 -05:00
|
|
|
|
|
|
|
# SoCCore ----------------------------------------------------------------------------------
|
|
|
|
SoCCore.__init__(self, platform, sys_clk_freq,
|
2022-01-18 11:13:02 -05:00
|
|
|
ident = "LiteX SoC on Efinix Titanium Ti60 F225 Dev Kit",
|
2021-12-10 17:38:55 -05:00
|
|
|
**kwargs
|
|
|
|
)
|
|
|
|
|
|
|
|
# CRG --------------------------------------------------------------------------------------
|
|
|
|
self.submodules.crg = _CRG(platform, sys_clk_freq)
|
|
|
|
|
|
|
|
# SPI Flash --------------------------------------------------------------------------------
|
|
|
|
if with_spi_flash:
|
2021-12-13 16:58:40 -05:00
|
|
|
from litespi.modules import W25Q64JW
|
2021-12-10 17:38:55 -05:00
|
|
|
from litespi.opcodes import SpiNorFlashOpCodes as Codes
|
2021-12-13 16:58:40 -05:00
|
|
|
self.add_spi_flash(mode="1x", module=W25Q64JW(Codes.READ_1_1_1), with_master=True)
|
2021-12-10 17:38:55 -05:00
|
|
|
|
2022-01-04 09:18:26 -05:00
|
|
|
# HyperRAM ---------------------------------------------------------------------------------
|
2021-12-17 04:23:07 -05:00
|
|
|
if with_hyperram:
|
|
|
|
self.submodules.hyperram = HyperRAM(platform.request("hyperram"), latency=7)
|
2022-01-04 05:25:18 -05:00
|
|
|
self.bus.add_slave("main_ram", slave=self.hyperram.bus, region=SoCRegion(origin=0x40000000, size=32*1024*1024))
|
2021-12-17 04:23:07 -05:00
|
|
|
|
2021-12-10 17:38:55 -05:00
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
def main():
|
2021-12-13 16:19:22 -05:00
|
|
|
parser = argparse.ArgumentParser(description="LiteX SoC on Efinix Titanium Ti60 F225 Dev Kit")
|
2022-01-05 11:06:22 -05:00
|
|
|
parser.add_argument("--build", action="store_true", help="Build bitstream.")
|
|
|
|
parser.add_argument("--load", action="store_true", help="Load bitstream.")
|
|
|
|
parser.add_argument("--flash", action="store_true", help="Flash bitstream.")
|
|
|
|
parser.add_argument("--sys-clk-freq", default=200e6, help="System clock frequency.")
|
|
|
|
parser.add_argument("--with-spi-flash", action="store_true", help="Enable SPI Flash (MMAPed).")
|
|
|
|
parser.add_argument("--with-hyperram", action="store_true", help="Enable HyperRAM.")
|
2022-02-21 04:01:18 -05:00
|
|
|
sdopts = parser.add_mutually_exclusive_group()
|
|
|
|
sdopts.add_argument("--with-spi-sdcard", action="store_true", help="Enable SPI-mode SDCard support.")
|
|
|
|
sdopts.add_argument("--with-sdcard", action="store_true", help="Enable SDCard support.")
|
2021-12-10 17:38:55 -05:00
|
|
|
builder_args(parser)
|
|
|
|
soc_core_args(parser)
|
|
|
|
args = parser.parse_args()
|
|
|
|
|
|
|
|
soc = BaseSoC(
|
|
|
|
sys_clk_freq = int(float(args.sys_clk_freq)),
|
|
|
|
with_spi_flash = args.with_spi_flash,
|
2021-12-17 04:23:07 -05:00
|
|
|
with_hyperram = args.with_hyperram,
|
2021-12-10 17:38:55 -05:00
|
|
|
**soc_core_argdict(args))
|
2022-02-21 04:01:18 -05:00
|
|
|
if args.with_spi_sdcard:
|
|
|
|
soc.add_spi_sdcard()
|
|
|
|
if args.with_sdcard:
|
|
|
|
soc.add_sdcard()
|
2021-12-10 17:38:55 -05:00
|
|
|
builder = Builder(soc, **builder_argdict(args))
|
|
|
|
builder.build(run=args.build)
|
|
|
|
|
|
|
|
if args.load:
|
|
|
|
prog = soc.platform.create_programmer()
|
|
|
|
prog.load_bitstream(os.path.join(builder.gateware_dir, f"{soc.build_name}.bit"))
|
|
|
|
|
|
|
|
if args.flash:
|
|
|
|
from litex.build.openfpgaloader import OpenFPGALoader
|
2021-12-13 16:19:22 -05:00
|
|
|
prog = OpenFPGALoader("titanium_ti60_f225")
|
2021-12-10 17:38:55 -05:00
|
|
|
prog.flash(0, os.path.join(builder.gateware_dir, f"{soc.build_name}.hex"))
|
|
|
|
|
|
|
|
if __name__ == "__main__":
|
|
|
|
main()
|