litex-boards/litex_boards/targets/kx2.py

85 lines
3.0 KiB
Python
Raw Normal View History

2020-01-13 08:21:54 -05:00
#!/usr/bin/env python3
2020-01-13 11:22:33 -05:00
# This file is Copyright (c) 2020 Mark Standke <mstandke@cern.ch>
2020-01-13 08:21:54 -05:00
# License: BSD
import argparse
from migen import *
from litex.boards.platforms import kx2
from litex.soc.cores.clock import *
from litex.soc.integration.soc_core import *
2020-01-13 08:21:54 -05:00
from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import *
from litedram.modules import H5TC4G63CFR
from litedram.phy import s7ddrphy
# CRG ----------------------------------------------------------------------------------------------
class _CRG(Module):
def __init__(self, platform, sys_clk_freq):
2020-01-13 11:22:33 -05:00
self.clock_domains.cd_sys = ClockDomain()
self.clock_domains.cd_sys4x = ClockDomain(reset_less=True)
2020-01-13 08:21:54 -05:00
self.clock_domains.cd_clk200 = ClockDomain()
# # #
self.submodules.pll = pll = S7MMCM(speedgrade=-2)
self.comb += pll.reset.eq(~platform.request("cpu_reset_n"))
pll.register_clkin(platform.request("clk200"), 200e6)
2020-01-13 11:22:33 -05:00
pll.create_clkout(self.cd_sys, sys_clk_freq)
pll.create_clkout(self.cd_sys4x, 4*sys_clk_freq)
2020-01-13 08:21:54 -05:00
pll.create_clkout(self.cd_clk200, 200e6)
self.submodules.idelayctrl = S7IDELAYCTRL(self.cd_clk200)
# BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore):
2020-01-13 11:22:33 -05:00
def __init__(self, sys_clk_freq=int(125e6), **kwargs):
2020-01-13 08:21:54 -05:00
platform = kx2.Platform()
# SoCCore ----------------------------------------------------------------------------------
SoCCore.__init__(self, platform, clk_freq=sys_clk_freq, **kwargs)
2020-01-13 08:21:54 -05:00
# CRG --------------------------------------------------------------------------------------
self.submodules.crg = _CRG(platform, sys_clk_freq)
# DDR3 SDRAM -------------------------------------------------------------------------------
if not self.integrated_main_ram_size:
self.submodules.ddrphy = s7ddrphy.K7DDRPHY(platform.request("ddram"),
2020-01-13 11:22:33 -05:00
memtype = "DDR3",
nphases = 4,
sys_clk_freq = sys_clk_freq)
2020-01-13 08:21:54 -05:00
self.add_csr("ddrphy")
self.add_sdram("sdram",
phy = self.ddrphy,
module = H5TC4G63CFR(sys_clk_freq, "1:4"),
origin = self.mem_map["main_ram"],
size = kwargs.get("max_sdram_size", 0x40000000),
l2_cache_size = kwargs.get("l2_size", 8192),
l2_cache_min_data_width = kwargs.get("min_l2_data_width", 128),
l2_cache_reverse = True
)
2020-01-13 08:21:54 -05:00
# Build --------------------------------------------------------------------------------------------
def main():
parser = argparse.ArgumentParser(description="LiteX SoC on KX2")
builder_args(parser)
soc_sdram_args(parser)
args = parser.parse_args()
soc = BaseSoC(**soc_sdram_argdict(args))
builder = Builder(soc, **builder_argdict(args))
builder.build()
if __name__ == "__main__":
main()