Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

quicklogic_quickfeather: Use initial EOS-S3 support/integration.

This commit is contained in:
Gwenhael Goavec-Merou 2021-11-09 18:57:24 +01:00 committed by Florent Kermarrec
parent 8ce83ce92f
commit 040e7b3104
2 changed files with 24 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litex_boards/platforms/quicklogic_quickfeather.py
View File

@ -11,10 +11,9 @@ from litex.build.quicklogic import QuickLogicPlatform
_io = [
# Leds
("user_led", 0, Pins("H7"), IOStandard("LVCMOS33")),
("user_led", 1, Pins("G7"), IOStandard("LVCMOS33")),
("user_led", 2, Pins("F6"), IOStandard("LVCMOS33")),
("user_led", 3, Pins("E8"), IOStandard("LVCMOS33")),
("user_led", 0, Pins("38"), IOStandard("LVCMOS33")), # blue
("user_led", 1, Pins("39"), IOStandard("LVCMOS33")), # green
("user_led", 2, Pins("34"), IOStandard("LVCMOS33")), # red
]
# Platform -----------------------------------------------------------------------------------------

17
litex_boards/targets/quicklogic_quickfeather.py
View File

@ -4,6 +4,7 @@
# This file is part of LiteX-Boards.
#
# Copyright (c) 2021 Florent Kermarrec <florent@enjoy-digital.fr>
# Copyright (c) 2021 Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
# SPDX-License-Identifier: BSD-2-Clause
import os
@ -21,13 +22,18 @@ from litex.soc.cores.led import LedChaser
# CRG ----------------------------------------------------------------------------------------------
class _CRG(Module):
def __init__(self, platform):
def __init__(self, platform, is_eoss3_cpu=False):
self.rst = Signal()
self.clock_domains.cd_sys = ClockDomain()
# # #
class Open(Signal): pass
if is_eoss3_cpu:
self.comb += ClockSignal("sys").eq(ClockSignal("Sys_Clk0"))
self.comb += ResetSignal("sys").eq(ResetSignal("Sys_Clk0") | self.rst)
else:
self.specials += Instance("qlal4s3b_cell_macro",
o_Sys_Clk0 = self.cd_sys.clk,
o_Sys_Clk0_Rst = self.cd_sys.rst,
@ -38,10 +44,14 @@ class _CRG(Module):
# BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(60e6), with_led_chaser=True, **kwargs):
def __init__(self, sys_clk_freq=int(10e6), with_led_chaser=True, **kwargs):
platform = quicklogic_quickfeather.Platform()
# SoCCore ----------------------------------------------------------------------------------
if kwargs.get("cpu_type", None) == "eos-s3":
is_eoss3_cpu = True
else:
is_eoss3_cpu = False
kwargs["cpu_type"] = None
kwargs["with_uart"] = False
SoCCore.__init__(self, platform, sys_clk_freq,
@ -50,13 +60,14 @@ class BaseSoC(SoCCore):
**kwargs)
# CRG --------------------------------------------------------------------------------------
self.submodules.crg = _CRG(platform)
self.submodules.crg = _CRG(platform, is_eoss3_cpu)
# Leds -------------------------------------------------------------------------------------
if with_led_chaser:
self.submodules.leds = LedChaser(
pads = platform.request_all("user_led"),
sys_clk_freq = sys_clk_freq)
self.add_csr("leds")
# Build --------------------------------------------------------------------------------------------