Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

mnt_rkx7: Increase default sys_clk_freq to 125MHz.

This commit is contained in:
Florent Kermarrec 2021-09-30 16:22:18 +02:00
parent 1217e94218
commit 05f3158311
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex_boards/targets/mnt_rkx7.py
View File

@ -47,7 +47,7 @@ class _CRG(Module):
# BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(100e6), with_ethernet=False, with_etherbone=False,
def __init__(self, sys_clk_freq=int(125e6), with_ethernet=False, with_etherbone=False,
with_spi_flash=False, **kwargs):
platform = mnt_rkx7.Platform()
@ -100,7 +100,7 @@ def main():
parser = argparse.ArgumentParser(description="LiteX SoC on MNT-RKX7")
parser.add_argument("--build", action="store_true", help="Build bitstream")
parser.add_argument("--load", action="store_true", help="Load bitstream")
parser.add_argument("--sys-clk-freq", default=100e6, help="System clock frequency (default: 100MHz)")
parser.add_argument("--sys-clk-freq", default=125e6, help="System clock frequency (default: 125MHz)")
parser.add_argument("--with-spi-flash", action="store_true", help="Enable SPI Flash (MMAPed)")
parser.add_argument("--with-sdcard", action="store_true", help="Enable SDCard support")
ethopts = parser.add_mutually_exclusive_group()