Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/siglent_sds1104xe: Review.

This commit is contained in:
Florent Kermarrec 2023-10-23 19:25:12 +02:00
parent 71d8b17fff
commit 0d560bc240
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex_boards/targets/siglent_sds1104xe.py
View File

@ -104,6 +104,7 @@ class BaseSoC(SoCCore):
clock_pads = self.platform.request("eth_clocks"),
pads = self.platform.request("eth"))
# Etherbone.
self.add_etherbone(
phy = self.ethphy,
ip_address = "192.168.1.51",
@ -112,7 +113,7 @@ class BaseSoC(SoCCore):
interface = "hybrid",
endianness = self.cpu.endianness)
## Software Interface.
# Software Interface.
ethmac = self.get_module("ethcore_etherbone").mac
ethmac_region_size = (ethmac.rx_slots.constant + ethmac.tx_slots.constant)*ethmac.slot_size.constant
ethmac_region = SoCRegion(origin=self.mem_map.get("ethmac", None), size=ethmac_region_size, cached=False)