Hardware/litex-boards
1
0
Fork 0
mirror of https://github.com/litex-hub/litex-boards.git synced 2025-01-03 03:43:36 -05:00
Code Issues Projects Releases Packages Wiki Activity

efinix_trion_t120_bga576_dev_kit: Go a bit further in DRAM integration.

Browse source
This commit is contained in:
Florent Kermarrec 2021-11-10 12:07:30 +01:00
parent 040e7b3104
commit 224f527baa
2 changed files with 27 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
litex_boards/platforms/efinix_trion_t120_bga576_dev_kit.py
View file

@ -14,6 +14,7 @@ from litex.build.efinix import EfinixProgrammer
_io = [ _io = [
# Clk # Clk
("clk40", 0, Pins("P19"), IOStandard("3.3_V_LVTTL_/_LVCMOS")), ("clk40", 0, Pins("P19"), IOStandard("3.3_V_LVTTL_/_LVCMOS")),
("clk50", 0, Pins("AA8"), IOStandard("3.3_V_LVTTL_/_LVCMOS")),
# Leds # Leds
("user_led", 0, Pins("AB16"), IOStandard("3.3_V_LVTTL_/_LVCMOS"), Misc("DRIVE_STRENGTH=3")), ("user_led", 0, Pins("AB16"), IOStandard("3.3_V_LVTTL_/_LVCMOS"), Misc("DRIVE_STRENGTH=3")),

29
litex_boards/targets/efinix_trion_t120_bga576_dev_kit.py
View file

@ -39,7 +39,7 @@ class _CRG(Module):
self.submodules.pll = pll = TRIONPLL(platform) self.submodules.pll = pll = TRIONPLL(platform)
self.comb += pll.reset.eq(~rst_n) self.comb += pll.reset.eq(~rst_n)
pll.register_clkin(clk40, 40e6) pll.register_clkin(clk40, 40e6)
pll.create_clkout(self.cd_sys, sys_clk_freq, with_reset=True) pll.create_clkout(self.cd_sys, sys_clk_freq, with_reset=True, name="axi_clk")
# BaseSoC ------------------------------------------------------------------------------------------ # BaseSoC ------------------------------------------------------------------------------------------
@ -112,10 +112,34 @@ class BaseSoC(SoCCore):
# LPDDR3 SDRAM ----------------------------------------------------------------------------- # LPDDR3 SDRAM -----------------------------------------------------------------------------
if False: if False:
# DRAM / PLL Blocks.
# ------------------
dram_clk = platform.request("clk50")
platform.toolchain.excluded_ios.append(dram_clk)
block = {"type" : "DRAM"} block = {"type" : "DRAM"}
platform.toolchain.ifacewriter.xml_blocks.append(block) platform.toolchain.ifacewriter.xml_blocks.append(block)
block = {"type" : "PLL_DRAM"}
platform.toolchain.ifacewriter.blocks.append(block)
# DRAM Rst.
# ---------
pll_dram_rstn = platform.add_iface_io("pll_dram_rstn")
self.comb += pll_dram_rstn.eq(platform.request("user_btn", 1))
self.specials += Instance("ddr_reset_sequencer",
i_ddr_rstn_i = ~ResetSignal("sys"),
i_clk = ClockSignal("sys"),
o_ddr_rstn = platform.add_iface_io("ddr_inst1_RSTN"),
o_ddr_cfg_seq_rst = platform.add_iface_io("ddr_inst1_CFG_SEQ_RST"),
o_ddr_cfg_seq_start = platform.add_iface_io("ddr_inst1_CFG_SEQ_START"),
o_ddr_init_done = Signal(),
)
platform.add_source("ddr_reset_sequencer.v") # FIXME: From example design.
# DRAM AXI-Port.
# --------------
axi_port = axi.AXIInterface(data_width=256, address_width=32, id_width=8) axi_port = axi.AXIInterface(data_width=256, address_width=32, id_width=8)
ios = [("axi", 0, ios = [("axi0", 0,
Subsignal("wdata", Pins(256)), Subsignal("wdata", Pins(256)),
Subsignal("wready", Pins(1)), Subsignal("wready", Pins(1)),
Subsignal("wid", Pins(8)), Subsignal("wid", Pins(8)),
@ -177,7 +201,6 @@ class BaseSoC(SoCCore):
axi_port.b.id.eq(io.bid), axi_port.b.id.eq(io.bid),
axi_port.b.valid.eq(io.bvalid), axi_port.b.valid.eq(io.bvalid),
io.bready.eq(axi_port.b.ready), io.bready.eq(axi_port.b.ready),
# axi_port.b.resp ??
] ]
# Connect AXI interface to the main bus of the SoC. # Connect AXI interface to the main bus of the SoC.