Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

platforms/ti60_f225_dev_kit: Fix IO voltage conflicts between peripherals/banks. 

Was already reported as a warning on 2021.1.165.2.19 but now an error with 2022.1.226.

Note: To get the build working with 2022.1.226 the following change had to be done to
pt/bin/writer/pinout.py, line 2254:
- table.add_rows(table_rows)
+ for table_row in table_rows:
+   table.add_row(table_row)
This would need to be investigated more to know if related to our local setup/machine.
This commit is contained in:
Florent Kermarrec 2022-10-14 10:22:54 +02:00
parent 3b339ba9a3
commit 23c6acd013
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
litex_boards/platforms/efinix_titanium_ti60_f225_dev_kit.py
View File

@ -54,10 +54,10 @@ _io = [
),
# Buttons
("user_btn", 0, Pins("K13"), IOStandard("1.8_V_LVCMOS")),
("user_btn", 1, Pins("J13"), IOStandard("1.8_V_LVCMOS")),
("user_btn", 2, Pins("C5"), IOStandard("1.8_V_LVCMOS")),
("user_btn", 3, Pins("R13"), IOStandard("1.8_V_LVCMOS")),
("user_btn", 0, Pins("K13"), IOStandard("1.2_V_LVCMOS")),
("user_btn", 1, Pins("J13"), IOStandard("1.2_V_LVCMOS")),
("user_btn", 2, Pins("C5"), IOStandard("1.2_V_LVCMOS")),
("user_btn", 3, Pins("R13"), IOStandard("1.2_V_LVCMOS")),
# Switches
("user_sw", 0, Pins("F3"), IOStandard("1.8_V_LVCMOS")),
@ -120,10 +120,10 @@ iobank_info = [
("3B", "1.2 V LVCMOS"),
("4A", "1.2 V LVCMOS"),
("4B", "1.2 V LVCMOS"),
("BL", "1.8 V LVCMOS"),
("BL", "3.3 V LVCMOS"),
("BR", "1.8 V LVCMOS"),
("TL", "1.8 V LVCMOS"),
("TR", "1.8 V LVCMOS"),
("TR", "3.3 V LVCMOS"),
]
# QSE Connectors -----------------------------------------------------------------------------------