Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

pr243: Minor platform cleanups.

This commit is contained in:
Florent Kermarrec 2021-07-27 12:28:04 +02:00
parent 2418df9f2b
commit 2becaaabfc
3 changed files with 42 additions and 35 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
litex_boards/platforms/digilent_cmod_a7.py
View File

@ -16,7 +16,7 @@ _io = [
# Clk / Rst
("clk12", 0, Pins("L17"), IOStandard("LVCMOS33")),
## Buttons
# Buttons
("cpu_reset", 0, Pins("A18"), IOStandard("LVCMOS33")),
("user_btn", 0, Pins("B18"), IOStandard("LVCMOS33")),
@ -37,22 +37,20 @@ _io = [
Subsignal("rx", Pins("J17")),
IOStandard("LVCMOS33")),
# SRAM
("issiram", 0,
Subsignal(
"addr",
Pins("M18 M19 K17 N17 P17 P18 R18 W19",
Subsignal("addr", Pins(
"M18 M19 K17 N17 P17 P18 R18 W19",
"U19 V19 W18 T17 T18 U17 U18 V16",
"W16 W17 V15"),
IOStandard("LVCMOS33")),
Subsignal(
"data",
Pins("W15 W13 W14 U15 U16 V13 V14 U14"),
Subsignal("data", Pins(
"W15 W13 W14 U15 U16 V13 V14 U14"),
IOStandard("LVCMOS33")),
Subsignal("wen", Pins("R19"), IOStandard("LVCMOS33")),
Subsignal("cen", Pins("N19"), IOStandard("LVCMOS33")),
Misc("SLEW=FAST"),
),
]
# Connectors ---------------------------------------------------------------------------------------

14
litex_boards/platforms/digilent_nexys4.py
View File

@ -118,14 +118,16 @@ _io = [
IOStandard("LVCMOS33"),
),
# SRAM
("cellularram", 0,
Subsignal(
"addr",
Pins("J18 H17 H15 J17 H16 K15 K13 N15 V16 U14 V14 V12 P14 U16 R15 N14 N16 M13 V17 U17 T10 M16 U13"),
Subsignal("addr", Pins(
"J18 H17 H15 J17 H16 K15 K13 N15",
"V16 U14 V14 V12 P14 U16 R15 N14",
"N16 M13 V17 U17 T10 M16 U13"),
),
Subsignal(
"data",
Pins("R12 T11 U12 R13 U18 R17 T18 R18 F18 G18 G17 M18 M17 P18 N17 P17"),
Subsignal("data", Pins(
"R12 T11 U12 R13 U18 R17 T18 R18",
"F18 G18 G17 M18 M17 P18 N17 P17"),
),
Subsignal("oen", Pins("H14")),
Subsignal("wen", Pins("R11")),

11
litex_boards/platforms/micronova_mercury2.py
View File

@ -28,9 +28,16 @@ _io = [
IOStandard("LVCMOS33")
),
# SRAM
("issiram", 0,
Subsignal("addr", Pins("M4 N3 N4 P3 M5 E5 D5 D3 B7 B4 J4 H4 H3 G4 E6 A7 A5 A4 C4"), IOStandard("LVCMOS33")),
Subsignal("data", Pins("L5 L3 L4 R2 F3 F4 E3 D6"), IOStandard("LVCMOS33")),
Subsignal("addr", Pins(
"M4 N3 N4 P3 M5 E5 D5 D3",
"B7 B4 J4 H4 H3 G4 E6 A7",
"A5 A4 C4"),
IOStandard("LVCMOS33")),
Subsignal("data", Pins(
"L5 L3 L4 R2 F3 F4 E3 D6"),
IOStandard("LVCMOS33")),
Subsignal("wen", Pins("R1"), IOStandard("LVCMOS33")),
Subsignal("cen", Pins("M6"), IOStandard("LVCMOS33")),
Misc("SLEW=FAST"),