Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sipeed_tang_mega_138k: Fix build with ethernet and local/remote ip indent.

This commit is contained in:
Florent Kermarrec 2024-01-22 13:20:07 +01:00
parent dbcd5bc3f5
commit 39dc0b36a4
1 changed files with 13 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex_boards/targets/sipeed_tang_mega_138k.py
View File

@ -181,7 +181,7 @@ class BaseSoC(SoCCore):
clk50_half = Signal() clk50_half = Signal()
self.specials += Instance("CLKDIV", self.specials += Instance("CLKDIV",
p_DIV_MODE = "2", p_DIV_MODE = "2",
i_HCLKIN = self.crg.clk50, i_HCLKIN = platform.lookup_request("clk50"),
i_RESETN = 1, i_RESETN = 1,
i_CALIB = 0, i_CALIB = 0,
o_CLKOUT = clk50_half) o_CLKOUT = clk50_half)