Hardware/litex-boards
1
0
Fork 0
mirror of https://github.com/litex-hub/litex-boards.git synced 2025-01-03 03:43:36 -05:00
Code Issues Projects Releases Packages Wiki Activity

platforms/zybo_z7: fix default_clk typo.

Browse source
This commit is contained in:
Florent Kermarrec 2020-11-12 14:26:36 +01:00
parent ac075f18c7
commit 46e8a957fe
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex_boards/platforms/zybo_z7.py
View file

@ -89,7 +89,7 @@ _connectors = [
# Platform -----------------------------------------------------------------------------------------
class Platform(XilinxPlatform):
default_clk_name = "clk128"
default_clk_name = "clk125"
default_clk_period = 1e9/125e6
def __init__(self):