Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

alinx_axu2gca: new board 

Signed-off-by: Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
This commit is contained in:
Gwenhael Goavec-Merou 2022-01-25 07:20:19 +01:00
parent 621d45cd9e
commit 537f04a13d
3 changed files with 221 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litex_boards/__init__.py
View File

@ -7,6 +7,7 @@ import importlib
vendors = [ vendors = [
"1bitsquared", "1bitsquared",
"alinx",
"antmicro", "antmicro",
"berkeleylab", "berkeleylab",
"colorlight", "colorlight",

133
litex_boards/platforms/alinx_axu2cga.py Normal file
View File

@ -0,0 +1,133 @@
#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2022 Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
# SPDX-License-Identifier: BSD-2-Clause
from litex.build.generic_platform import *
from litex.build.xilinx import XilinxPlatform
from litex.build.openfpgaloader import OpenFPGALoader
# IOs ----------------------------------------------------------------------------------------------
_io = [
# Clk / Rst
("clk25", 0, Pins("AB11"), IOStandard("LVCMOS33")),
# Leds
("user_led", 0, Pins("W13"), IOStandard("LVCMOS33")),
("user_led", 1, Pins("Y12"), IOStandard("LVCMOS33")),
("user_led", 2, Pins("AA12"), IOStandard("LVCMOS33")),
("user_led", 3, Pins("AB13"), IOStandard("LVCMOS33")),
# Buttons
("user_btn", 0, Pins("AA13"), IOStandard("LVCMOS33")),
("user_btn", 1, Pins("AE14"), IOStandard("LVCMOS33")),
("user_btn", 2, Pins("AE15"), IOStandard("LVCMOS33")),
("user_btn", 3, Pins("AG14"), IOStandard("LVCMOS33")),
# Serial (no UART by default -> use J15 3 & 5)
("serial", 0,
Subsignal("tx", Pins("A11")),
Subsignal("rx", Pins("A13")),
IOStandard("LVCMOS33")
),
# MIPI 0
("camera", 0,
Subsignal("mclk", Pins("AG13"),IOStandard("LVCMOS33")),
Subsignal("clkp", Pins("AC9")),
Subsignal("clkn", Pins("AD9")),
Subsignal("dp", Pins("AE9 AB8")),
Subsignal("dn", Pins("AE8 AC8")),
IOStandard("MIPI_DPHY")
),
("mipi_gpio", 0,
Subsignal("gpio", Pins("AH14")),
IOStandard("LVCMOS33")
),
("mipi_i2c", 0,
Subsignal("scl", Pins("AH13")),
Subsignal("sda", Pins("AE13")),
IOStandard("LVCMOS33")
),
# MIPI 1
("camera", 1,
Subsignal("mclk", Pins("AC14"), IOStandard("LVCMOS33")),
Subsignal("clkp", Pins("U9")),
Subsignal("clkn", Pins("V9")),
Subsignal("dp", Pins("U8 W8")),
Subsignal("dn", Pins("V8 Y8")),
IOStandard("MIPI_DPHY")
),
("mipi_gpio", 1,
Subsignal("gpio", Pins("AD15")),
IOStandard("LVCMOS33")
),
("mipi_i2c", 1,
Subsignal("scl", Pins("AD14")),
Subsignal("sda", Pins("AC13")),
IOStandard("LVCMOS33")
)
]
# Connectors ---------------------------------------------------------------------------------------
_connectors = [
("J12", {
3: "F7", 4: "G8",
5: "F6", 6: "G6",
7: "D9", 8: "E9",
9: "F5", 10: "G5",
11: "E8", 12: "F8",
13: "D5", 14: "E5",
15: "C4", 16: "D4",
17: "E3", 18: "E4",
19: "F1", 20: "G1",
21: "E2", 22: "F2",
23: "D6", 24: "D7",
25: "B9", 26: "C9",
27: "A4", 28: "B4",
29: "B6", 30: "C6",
31: "A6", 32: "A7",
33: "B8", 34: "C8",
35: "A8", 36: "A9",
}),
("j15", {
3: "A11", 4: "A12",
5: "A13", 6: "B13",
7: "A14", 8: "B14",
9: "E13", 10: "E14",
11: "A15", 12: "B15",
13: "C13", 14: "C14",
15: "B10", 16: "C11",
17: "D14", 18: "D15",
19: "F11", 20: "F12",
21: "H13", 22: "H14",
23: "G14", 24: "G15",
25: "F10", 26: "G11",
27: "H12", 28: "J12",
29: "J14", 30: "K14",
31: "K12", 32: "K13",
33: "L13", 34: "L14",
35: "G10", 36: "H11",
})
]
# Platform -----------------------------------------------------------------------------------------
class Platform(XilinxPlatform):
default_clk_name = "clk25"
default_clk_period = 1e9/25e6
def __init__(self):
XilinxPlatform.__init__(self, "xczu2cg-sfvc784-1-e", _io, _connectors, toolchain="vivado")
def create_programmer(self, cable):
return OpenFPGALoader("axu2cga", cable)
def do_finalize(self, fragment):
XilinxPlatform.do_finalize(self, fragment)
self.add_period_constraint(self.lookup_request("clk25", loose=True), 1e9/25e6)

87
litex_boards/targets/alinx_axu2gca.py Executable file
View File

@ -0,0 +1,87 @@
#!/usr/bin/env python3
#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2022 Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
# SPDX-License-Identifier: BSD-2-Clause
import os
import argparse
from migen import *
from litex_boards.platforms import axu2cga
from litex.build.xilinx.vivado import vivado_build_args, vivado_build_argdict
from litex.soc.cores.clock import *
from litex.soc.integration.soc_core import *
from litex.soc.integration.builder import *
from litex.soc.cores.led import LedChaser
# CRG ----------------------------------------------------------------------------------------------
class _CRG(Module):
def __init__(self, platform, sys_clk_freq):
self.rst = Signal()
self.clock_domains.cd_sys = ClockDomain()
self.clock_domains.cd_sys4x = ClockDomain(reset_less=True)
self.clock_domains.cd_pll4x = ClockDomain(reset_less=True)
self.clock_domains.cd_idelay = ClockDomain()
# # #
self.submodules.pll = pll = USMMCM(speedgrade=-1)
self.comb += pll.reset.eq(self.rst)
pll.register_clkin(platform.request("clk25"), 25e6)
pll.create_clkout(self.cd_sys, sys_clk_freq)
# Ignore sys_clk to pll.clkin path created by SoC's rst.
platform.add_false_path_constraints(self.cd_sys.clk, pll.clkin)
# BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(25e6), with_led_chaser=True, **kwargs):
platform = axu2cga.Platform()
# SoCCore ----------------------------------------------------------------------------------
SoCCore.__init__(self, platform, sys_clk_freq,
ident = "LiteX SoC on Alinx AXU2CGA",
**kwargs)
# CRG --------------------------------------------------------------------------------------
self.submodules.crg = _CRG(platform, sys_clk_freq)
# Leds -------------------------------------------------------------------------------------
if with_led_chaser:
self.submodules.leds = LedChaser(
pads = platform.request_all("user_led"),
sys_clk_freq = sys_clk_freq)
# Build --------------------------------------------------------------------------------------------
def main():
parser = argparse.ArgumentParser(description="LiteX SoC on Alinx AXU2CGA")
parser.add_argument("--build", action="store_true", help="Build bitstream.")
parser.add_argument("--load", action="store_true", help="Load bitstream.")
parser.add_argument("--cable", default="ft232", help="jtag interface.")
parser.add_argument("--sys-clk-freq", default=25e6, help="System clock frequency.")
builder_args(parser)
soc_core_args(parser)
vivado_build_args(parser)
args = parser.parse_args()
soc = BaseSoC(
sys_clk_freq = int(float(args.sys_clk_freq)),
**soc_core_argdict(args)
)
builder = Builder(soc, **builder_argdict(args))
builder.build(**vivado_build_argdict(args), run=args.build)
if args.load:
prog = soc.platform.create_programmer(args.cable)
prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"))
if __name__ == "__main__":
main()