Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

crosslink_nx_vip: Split camera MCLK to its own resource 

Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat 2021-03-05 11:18:37 +00:00
parent 21207533b0
commit 542001dddf
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
litex_boards/platforms/crosslink_nx_vip.py
View File

@ -112,31 +112,32 @@ _io = [
Misc("SLEWRATE=FAST") Misc("SLEWRATE=FAST")
), ),
("camera_mclk", 0, Pins("M3"), IOStandard("LVCMOS18")),
("camera_mclk", 1, Pins("M4"), IOStandard("LVCMOS18")),
("camera_mclk", 2, Pins("M5"), IOStandard("LVCMOS18")),
("camera_mclk", 3, Pins("M6"), IOStandard("LVCMOS18")),
# MIPI camera modules # MIPI camera modules
# Note that use of MIPI_DPHY standard for + and LVCMOS12H for - is copied from Lattice PDC # Note that use of MIPI_DPHY standard for + and LVCMOS12H for - is copied from Lattice PDC
("camera", 0, ("camera", 0,
Subsignal("mclk", Pins("M3"), IOStandard("LVCMOS18")),
Subsignal("clkp", Pins("A2"), IOStandard("MIPI_DPHY")), Subsignal("clkp", Pins("A2"), IOStandard("MIPI_DPHY")),
Subsignal("clkn", Pins("B1"), IOStandard("LVCMOS12H")), Subsignal("clkn", Pins("B1"), IOStandard("LVCMOS12H")),
Subsignal("dp", Pins("B2 A3 C2 A4"), IOStandard("MIPI_DPHY")), Subsignal("dp", Pins("B2 A3 C2 A4"), IOStandard("MIPI_DPHY")),
Subsignal("dn", Pins("C1 B3 D1 B4"), IOStandard("LVCMOS12H")), Subsignal("dn", Pins("C1 B3 D1 B4"), IOStandard("LVCMOS12H")),
), ),
("camera", 1, ("camera", 1,
Subsignal("mclk", Pins("M4"), IOStandard("LVCMOS18")),
Subsignal("clkp", Pins("A8"), IOStandard("MIPI_DPHY")), Subsignal("clkp", Pins("A8"), IOStandard("MIPI_DPHY")),
Subsignal("clkn", Pins("B8"), IOStandard("LVCMOS12H")), Subsignal("clkn", Pins("B8"), IOStandard("LVCMOS12H")),
Subsignal("dp", Pins("A7 A9 A6 A10"), IOStandard("MIPI_DPHY")), Subsignal("dp", Pins("A7 A9 A6 A10"), IOStandard("MIPI_DPHY")),
Subsignal("dn", Pins("B7 B9 B6 B10"), IOStandard("LVCMOS12H")), Subsignal("dn", Pins("B7 B9 B6 B10"), IOStandard("LVCMOS12H")),
), ),
("camera", 2, ("camera", 2,
Subsignal("mclk", Pins("M5"), IOStandard("LVCMOS18")),
Subsignal("clkp", Pins("W11"), IOStandard("MIPI_DPHY")), Subsignal("clkp", Pins("W11"), IOStandard("MIPI_DPHY")),
Subsignal("clkn", Pins("Y11"), IOStandard("LVCMOS12H")), Subsignal("clkn", Pins("Y11"), IOStandard("LVCMOS12H")),
Subsignal("dp", Pins("V11 W13 U12 R12"), IOStandard("MIPI_DPHY")), Subsignal("dp", Pins("V11 W13 U12 R12"), IOStandard("MIPI_DPHY")),
Subsignal("dn", Pins("U11 V12 T12 P12"), IOStandard("LVCMOS12H")), Subsignal("dn", Pins("U11 V12 T12 P12"), IOStandard("LVCMOS12H")),
), ),
("camera", 3, ("camera", 3,
Subsignal("mclk", Pins("M6"), IOStandard("LVCMOS18")),
Subsignal("clkp", Pins("T13"), IOStandard("MIPI_DPHY")), Subsignal("clkp", Pins("T13"), IOStandard("MIPI_DPHY")),
Subsignal("clkn", Pins("T14"), IOStandard("LVCMOS12H")), Subsignal("clkn", Pins("T14"), IOStandard("LVCMOS12H")),
Subsignal("dp", Pins("Y15 U15 V17 P13"), IOStandard("MIPI_DPHY")), Subsignal("dp", Pins("Y15 U15 V17 P13"), IOStandard("MIPI_DPHY")),