Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

quicklogic_quickfeather: add button and GPIOIn 

Signed-off-by: Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
This commit is contained in:
Gwenhael Goavec-Merou 2021-11-12 11:43:28 +01:00 committed by Florent Kermarrec
parent 5374c32873
commit 648d38da7e
2 changed files with 16 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
litex_boards/platforms/quicklogic_quickfeather.py
View File

@ -11,9 +11,12 @@ from litex.build.quicklogic import QuickLogicPlatform
_io = [
# Leds
("user_led", 0, Pins("38"), IOStandard("LVCMOS33")), # blue
("user_led", 1, Pins("39"), IOStandard("LVCMOS33")), # green
("user_led", 2, Pins("34"), IOStandard("LVCMOS33")), # red
("user_led", 0, Pins("38"), IOStandard("LVCMOS33")), # blue
("user_led", 1, Pins("39"), IOStandard("LVCMOS33")), # green
("user_led", 2, Pins("34"), IOStandard("LVCMOS33")), # red
# Button
("user_btn_n", 0, Pins("62"), IOStandard("LVCMOS33")),
]
# Platform -----------------------------------------------------------------------------------------

12
litex_boards/targets/quicklogic_quickfeather.py
View File

@ -18,6 +18,7 @@ from litex.soc.cores.clock import *
from litex.soc.integration.soc_core import *
from litex.soc.integration.builder import *
from litex.soc.cores.led import LedChaser
from litex.soc.cores.gpio import *
# CRG ----------------------------------------------------------------------------------------------
@ -44,7 +45,7 @@ class _CRG(Module):
# BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(10e6), with_led_chaser=True, **kwargs):
def __init__(self, sys_clk_freq=int(10e6), with_led_chaser=True, with_gpioin=True, **kwargs):
platform = quicklogic_quickfeather.Platform()
# SoCCore ----------------------------------------------------------------------------------
@ -62,12 +63,19 @@ class BaseSoC(SoCCore):
# CRG --------------------------------------------------------------------------------------
self.submodules.crg = _CRG(platform, is_eoss3_cpu)
# GPIOIn -> interrupt test
if with_gpioin:
self.submodules.gpio = GPIOIn(
pads = platform.request_all("user_btn_n"), with_irq=True)
self.add_csr("gpio")
self.irq.add("gpio", use_loc_if_exists=True)
# Leds -------------------------------------------------------------------------------------
if with_led_chaser:
self.submodules.leds = LedChaser(
pads = platform.request_all("user_led"),
sys_clk_freq = sys_clk_freq)
self.add_csr("leds")
if is_eoss3_cpu:
self.add_csr("leds")
# Build --------------------------------------------------------------------------------------------