de10nano/MiSTer: rename SPI SD CARD pins to spisdcard and remove SPI SD Card integration from target.
This commit is contained in:
parent
db9d5489ec
commit
6ab13a0661
|
@ -102,12 +102,11 @@ _mister_sdram_module_io = [
|
|||
IOStandard("3.3-V LVTTL")
|
||||
),
|
||||
|
||||
# SPI SD CARD HARDWARE BITBANGING
|
||||
("spi",0,
|
||||
Subsignal("clk", Pins("AH26")),
|
||||
Subsignal("mosi", Pins("AF27")),
|
||||
Subsignal("cs_n", Pins("AF28")),
|
||||
Subsignal("miso", Pins("AF25")),
|
||||
("spisdcard", 0,
|
||||
Subsignal("clk", Pins("AH26")),
|
||||
Subsignal("mosi", Pins("AF27")),
|
||||
Subsignal("cs_n", Pins("AF28")),
|
||||
Subsignal("miso", Pins("AF25")),
|
||||
IOStandard("3.3-V LVTTL")
|
||||
),
|
||||
]
|
||||
|
|
|
@ -17,9 +17,6 @@ from litex.soc.integration.builder import *
|
|||
from litedram.modules import AS4C16M16
|
||||
from litedram.phy import GENSDRPHY
|
||||
|
||||
#SPI SD CARD HARDWARE BITBANGING
|
||||
from litex.soc.cores.spi import SPIMaster
|
||||
|
||||
# CRG ----------------------------------------------------------------------------------------------
|
||||
|
||||
class _CRG(Module):
|
||||
|
@ -106,12 +103,6 @@ class MiSTerSDRAMSoC(SoCSDRAM):
|
|||
geom_settings = sdram_module.geom_settings,
|
||||
timing_settings = sdram_module.timing_settings)
|
||||
|
||||
# SPI SDCARD HARDWARE BITBANGING
|
||||
spi_pads = self.platform.request("spi")
|
||||
self.add_csr("spi")
|
||||
spi_clk_freq = 400e3
|
||||
self.submodules.spi = SPIMaster(spi_pads, 8, sys_clk_freq, spi_clk_freq)
|
||||
|
||||
# Build --------------------------------------------------------------------------------------------
|
||||
|
||||
def main():
|
||||
|
|
Loading…
Reference in New Issue