Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/efinix_trion_t120_bga576: Switch to SoCCore (with CPU) and use button as reset (and AsyncResetSynchronizer).

This commit is contained in:
Florent Kermarrec 2021-10-13 16:35:14 +02:00
parent 5b4558c9b9
commit 6c17d76a92
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
litex_boards/targets/efinix_trio_t120_bga576_dev_kit.py → litex_boards/targets/efinix_trion_t120_bga576_dev_kit.py
View File

@ -10,6 +10,7 @@
import argparse import argparse
from migen import * from migen import *
from migen.genlib.resetsync import AsyncResetSynchronizer
from litex_boards.platforms import efinix_trion_t120_bga576_dev_kit from litex_boards.platforms import efinix_trion_t120_bga576_dev_kit
@ -26,8 +27,10 @@ class _CRG(Module):
# # # # # #
clk40 = platform.request("clk40") clk40 = platform.request("clk40")
rst_n = platform.request("user_btn", 0)
self.comb += self.cd_sys.clk.eq(clk40) self.comb += self.cd_sys.clk.eq(clk40)
self.specials += AsyncResetSynchronizer(self.cd_sys, ~rst_n)
# BaseSoC ------------------------------------------------------------------------------------------ # BaseSoC ------------------------------------------------------------------------------------------
@ -35,9 +38,10 @@ class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(40e6), with_led_chaser=True, **kwargs): def __init__(self, sys_clk_freq=int(40e6), with_led_chaser=True, **kwargs):
platform = efinix_trion_t120_bga576_dev_kit.Platform() platform = efinix_trion_t120_bga576_dev_kit.Platform()
# SoCMini ---------------------------------------------------------------------------------- # SoCCore ----------------------------------------------------------------------------------
kwargs["with_uart"] = False kwargs["integrated_rom_no_we"] = True # FIXME: Avoid this.
SoCMini.__init__(self, platform, sys_clk_freq, kwargs["integrated_sram_no_we"] = True # FIXME: Avoid this.
SoCCore.__init__(self, platform, sys_clk_freq,
ident = "LiteX SoC on Efinix Trion T120 BGA576 Dev Kit", ident = "LiteX SoC on Efinix Trion T120 BGA576 Dev Kit",
ident_version = True, ident_version = True,
**kwargs) **kwargs)