add support for schoko
This commit is contained in:
inc
parent
2311db18f8
commit
756d019571
|
|
@ -0,0 +1,162 @@
|
|||
#
|
||||
# This file is part of LiteX-Boards.
|
||||
#
|
||||
# Copright (c) 2022 Lone Dynamics Corporation <info@lonedynamics.com>
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-2-Clause
|
||||
|
||||
from litex.build.generic_platform import *
|
||||
from litex.build.lattice import LatticePlatform
|
||||
from litex.build.openfpgaloader import OpenFPGALoader
|
||||
|
||||
# IOs ----------------------------------------------------------------------------------------------
|
||||
|
||||
_io_vx = [
|
||||
|
||||
# Clock
|
||||
("clk48", 0, Pins("A7"), IOStandard("LVCMOS33")),
|
||||
|
||||
# Leds
|
||||
("user_led", 0, Pins("B1"), IOStandard("LVCMOS33")),
|
||||
("user_led", 1, Pins("C1"), IOStandard("LVCMOS33")),
|
||||
("user_led", 2, Pins("D1"), IOStandard("LVCMOS33")),
|
||||
("rgb_led", 0,
|
||||
Subsignal("r", Pins("B1"), IOStandard("LVCMOS33")),
|
||||
Subsignal("g", Pins("C1"), IOStandard("LVCMOS33")),
|
||||
Subsignal("b", Pins("D1"), IOStandard("LVCMOS33")),
|
||||
),
|
||||
|
||||
# SDRAM
|
||||
("sdram_clock", 0, Pins("F16"), IOStandard("LVTTL33")),
|
||||
("sdram", 0,
|
||||
Subsignal("a", Pins(
|
||||
"R14 M14 L14 L13 G12 G13 G14 G15",
|
||||
"F12 F13 T15 F14 E14")),
|
||||
Subsignal("ba", Pins("T14 T13")),
|
||||
Subsignal("cs_n", Pins("G16")),
|
||||
Subsignal("cke", Pins("F15")),
|
||||
Subsignal("ras_n", Pins("J16")),
|
||||
Subsignal("cas_n", Pins("K16")),
|
||||
Subsignal("we_n", Pins("L15")),
|
||||
Subsignal("dq", Pins(
|
||||
"R15 R16 P16 P15 N16 N14 M16 M15",
|
||||
"E15 D16 D14 C16 B16 C14 C15 B15")),
|
||||
Subsignal("dm", Pins("L16 E16")),
|
||||
IOStandard("LVTTL33")
|
||||
),
|
||||
|
||||
# VGA
|
||||
("vga", 0,
|
||||
Subsignal("r", Pins("J3")),
|
||||
Subsignal("g", Pins("K3")),
|
||||
Subsignal("b", Pins("H2")),
|
||||
Subsignal("hsync", Pins("J1")),
|
||||
Subsignal("vsync", Pins("J2")),
|
||||
IOStandard("LVCMOS33")
|
||||
),
|
||||
|
||||
# Differential Data Multiple Interface
|
||||
("ddmi", 0,
|
||||
Subsignal("clk_p", Pins("R5"),
|
||||
IOStandard("LVCMOS33D"), Misc("DRIVE=4")),
|
||||
Subsignal("data0_p", Pins("P4"),
|
||||
IOStandard("LVCMOS33D"), Misc("DRIVE=4")),
|
||||
Subsignal("data1_p", Pins("P1"),
|
||||
IOStandard("LVCMOS33D"), Misc("DRIVE=4")),
|
||||
Subsignal("data2_p", Pins("N1"),
|
||||
IOStandard("LVCMOS33D"), Misc("DRIVE=4")),
|
||||
),
|
||||
|
||||
# USB-C
|
||||
("usb", 0,
|
||||
Subsignal("d_p", Pins("T6")),
|
||||
Subsignal("d_n", Pins("R6")),
|
||||
Subsignal("pullup", Pins("R7")),
|
||||
IOStandard("LVCMOS33")
|
||||
),
|
||||
|
||||
# USB HOST
|
||||
("usb_host", 0,
|
||||
Subsignal("dp", Pins("F2")),
|
||||
Subsignal("dm", Pins("E1")),
|
||||
IOStandard("LVCMOS33")
|
||||
),
|
||||
|
||||
# UART PMOD
|
||||
("serial", 0,
|
||||
Subsignal("tx", Pins("PMODA:1")),
|
||||
Subsignal("rx", Pins("PMODA:2")),
|
||||
IOStandard("LVCMOS33")
|
||||
),
|
||||
|
||||
# SPI
|
||||
("spiflash", 0,
|
||||
Subsignal("cs_n", Pins("N8"), Misc("PULLMODE=UP")),
|
||||
Subsignal("clk", Pins("N9")),
|
||||
Subsignal("miso", Pins("T7"), Misc("PULLMODE=UP")),
|
||||
Subsignal("mosi", Pins("T8"), Misc("PULLMODE=UP")),
|
||||
Misc("SLEWRATE=SLOW"),
|
||||
IOStandard("LVCMOS33"),
|
||||
),
|
||||
|
||||
]
|
||||
|
||||
_io_v1 = [
|
||||
|
||||
# SD card w/ SPI interface
|
||||
("spisdcard", 0,
|
||||
Subsignal("clk", Pins("D6")),
|
||||
Subsignal("mosi", Pins("C6")),
|
||||
Subsignal("cs_n", Pins("B6")),
|
||||
Subsignal("miso", Pins("E6")),
|
||||
Misc("SLEWRATE=FAST"),
|
||||
IOStandard("LVCMOS33"),
|
||||
),
|
||||
|
||||
]
|
||||
|
||||
_io_v2 = [
|
||||
|
||||
# SD card w/ SD-mode interface
|
||||
("sdcard", 0,
|
||||
Subsignal("cd", Pins("A13")),
|
||||
Subsignal("clk", Pins("D6")),
|
||||
Subsignal("cmd", Pins("C6")),
|
||||
Subsignal("data", Pins("E6 B13 B12 B6")),
|
||||
Misc("SLEW=FAST"),
|
||||
IOStandard("LVCMOS33")
|
||||
),
|
||||
]
|
||||
|
||||
# Connectors ---------------------------------------------------------------------------------------
|
||||
|
||||
_connectors_vx = [
|
||||
("PMODA", "A2 A3 A4 A5 B3 B4 B5 A6"),
|
||||
("PMODB", "A12 A11 B11 B10 A9 A10 B8 B9"),
|
||||
]
|
||||
|
||||
# Platform -----------------------------------------------------------------------------------------
|
||||
|
||||
class Platform(LatticePlatform):
|
||||
default_clk_name = "clk48"
|
||||
default_clk_period = 1e9/48e6
|
||||
|
||||
def __init__(self, revision="v1", device="45F", toolchain="trellis", **kwargs):
|
||||
assert revision in ["v1", "v2"]
|
||||
assert device in ["25F", "45F", "85F"]
|
||||
self.revision = revision
|
||||
|
||||
io = _io_vx
|
||||
connectors = _connectors_vx
|
||||
|
||||
if revision == "v1": io += _io_v1
|
||||
if revision == "v2": io += _io_v2
|
||||
|
||||
LatticePlatform.__init__(self, f"LFE5U-{device}-6BG256", io, connectors, toolchain=toolchain, **kwargs)
|
||||
|
||||
def create_programmer(self, cable):
|
||||
return OpenFPGALoader(cable=cable)
|
||||
|
||||
def do_finalize(self, fragment):
|
||||
LatticePlatform.do_finalize(self, fragment)
|
||||
self.add_period_constraint(self.lookup_request("clk48", loose=True), 1e9/48e6)
|
||||
|
|
@ -0,0 +1,219 @@
|
|||
#!/usr/bin/env python3
|
||||
|
||||
#
|
||||
# This file is part of LiteX-Boards.
|
||||
#
|
||||
# Copyright (c) Lone Dynamics Corporation <info@lonedynamics.com>
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-2-Clause
|
||||
#
|
||||
|
||||
import os
|
||||
import sys
|
||||
import json
|
||||
|
||||
from migen import *
|
||||
from litex_boards.platforms import ld_schoko
|
||||
|
||||
from litex.build.lattice.trellis import trellis_args, trellis_argdict
|
||||
from litex.build.io import DDROutput
|
||||
|
||||
from litex.soc.cores.clock import *
|
||||
from litex.soc.cores.led import LedChaser
|
||||
from litex.soc.cores.usb_ohci import USBOHCI
|
||||
from litex.soc.cores.video import VideoVGAPHY
|
||||
from litex.soc.cores.video import VideoHDMIPHY
|
||||
|
||||
from litex.soc.integration.soc_core import *
|
||||
from litex.soc.integration.builder import *
|
||||
|
||||
from litedram.modules import W9825G6KH6
|
||||
from litedram.phy import GENSDRPHY, HalfRateGENSDRPHY
|
||||
#from litedram.phy import QuarterRateGENSDRPHY
|
||||
|
||||
from litex.soc.integration.soc import SoCRegion
|
||||
|
||||
# CRG ---------------------------------------------------------------------------------------------
|
||||
|
||||
class _CRG(Module):
|
||||
def __init__(self, platform, sys_clk_freq, sdram_rate):
|
||||
self.rst = Signal()
|
||||
self.clock_domains.cd_por = ClockDomain()
|
||||
self.clock_domains.cd_sys = ClockDomain()
|
||||
self.clock_domains.cd_video = ClockDomain()
|
||||
self.clock_domains.cd_video5x = ClockDomain()
|
||||
|
||||
# Clk / Rst
|
||||
clk48 = platform.request("clk48")
|
||||
|
||||
# Power on reset
|
||||
por_count = Signal(16, reset=2**16-1)
|
||||
por_done = Signal()
|
||||
self.comb += self.cd_por.clk.eq(clk48)
|
||||
self.comb += por_done.eq(por_count == 0)
|
||||
self.sync.por += If(~por_done, por_count.eq(por_count - 1))
|
||||
|
||||
# PLL
|
||||
self.submodules.pll = pll = ECP5PLL()
|
||||
self.comb += pll.reset.eq(~por_done | self.rst)
|
||||
pll.register_clkin(clk48, 48e6)
|
||||
pll.create_clkout(self.cd_sys, sys_clk_freq)
|
||||
|
||||
if sdram_rate == "1:2":
|
||||
self.clock_domains.cd_sys2x = ClockDomain()
|
||||
self.clock_domains.cd_sys2x_ps = ClockDomain()
|
||||
pll.create_clkout(self.cd_sys2x, 2*sys_clk_freq)
|
||||
pll.create_clkout(self.cd_sys2x_ps, 2*sys_clk_freq, phase=180)
|
||||
elif sdram_rate == "1:4":
|
||||
self.clock_domains.cd_sys2x = ClockDomain()
|
||||
self.clock_domains.cd_sys4x = ClockDomain()
|
||||
self.clock_domains.cd_sys4x_ps = ClockDomain()
|
||||
pll.create_clkout(self.cd_sys2x, 2*sys_clk_freq)
|
||||
pll.create_clkout(self.cd_sys4x, 4*sys_clk_freq)
|
||||
pll.create_clkout(self.cd_sys4x_ps, 4*sys_clk_freq, phase=180)
|
||||
else:
|
||||
self.clock_domains.cd_sys_ps = ClockDomain()
|
||||
pll.create_clkout(self.cd_sys_ps, sys_clk_freq, phase=90)
|
||||
|
||||
if sdram_rate == "1:2":
|
||||
sdram_clk = ClockSignal("sys2x_ps")
|
||||
elif sdram_rate == "1:4":
|
||||
sdram_clk = ClockSignal("sys4x_ps")
|
||||
else:
|
||||
sdram_clk = ClockSignal("sys_ps")
|
||||
|
||||
self.specials += DDROutput(1, 0, platform.request("sdram_clock"), sdram_clk)
|
||||
pll2 = ECP5PLL()
|
||||
self.submodules.pll2 = pll2
|
||||
pll2.register_clkin(clk48, 48e6)
|
||||
pll2.create_clkout(self.cd_video, 25e6)
|
||||
pll2.create_clkout(self.cd_video5x, 125e6)
|
||||
|
||||
self.clock_domains.cd_usb_12 = ClockDomain()
|
||||
self.clock_domains.cd_usb = ClockDomain()
|
||||
self.clock_domains.cd_usb_48 = ClockDomain()
|
||||
self.cd_usb_48 = self.cd_usb
|
||||
pll2.create_clkout(self.cd_usb, 48e6)
|
||||
pll2.create_clkout(self.cd_usb_12, 12e6)
|
||||
self.comb += pll2.reset.eq(~por_done)
|
||||
|
||||
# BaseSoC ------------------------------------------------------------------------------------------
|
||||
|
||||
class BaseSoC(SoCCore):
|
||||
mem_map = {**SoCCore.mem_map, **{
|
||||
"usb_ohci": 0xc0000000,
|
||||
}}
|
||||
def __init__(self, revision="v1", device="45F", sdram_rate="1:2",
|
||||
sys_clk_freq=int(40e6), toolchain="trellis", with_led_chaser=True, with_usb_host=False, **kwargs):
|
||||
platform = ld_schoko.Platform(revision=revision, device=device ,toolchain=toolchain)
|
||||
|
||||
# CRG --------------------------------------------------------------------------------------
|
||||
self.submodules.crg = _CRG(platform, sys_clk_freq, sdram_rate=sdram_rate)
|
||||
|
||||
# SoCCore ----------------------------------------------------------------------------------
|
||||
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on Schoko", **kwargs)
|
||||
|
||||
# DRAM -------------------------------------------------------------------------------------
|
||||
if not self.integrated_main_ram_size:
|
||||
if sdram_rate == "1:2":
|
||||
sdrphy_cls = HalfRateGENSDRPHY
|
||||
elif sdram_rate == "1:4":
|
||||
sdrphy_cls = QuarterRateGENSDRPHY
|
||||
else:
|
||||
sdrphy_cls = GENSDRPHY
|
||||
|
||||
self.submodules.sdrphy = sdrphy_cls(platform.request("sdram"), sys_clk_freq)
|
||||
self.add_sdram("sdram",
|
||||
phy = self.sdrphy,
|
||||
module = W9825G6KH6(sys_clk_freq, sdram_rate),
|
||||
l2_cache_size = kwargs.get("l2_size", 8192)
|
||||
)
|
||||
|
||||
# USB Host ---------------------------------------------------------------------------------
|
||||
if with_usb_host:
|
||||
self.submodules.usb_ohci = USBOHCI(platform, platform.request("usb_host"), usb_clk_freq=int(48e6))
|
||||
self.bus.add_slave("usb_ohci_ctrl", self.usb_ohci.wb_ctrl, region=SoCRegion(origin=self.mem_map["usb_ohci"], size=0x100000, cached=False))
|
||||
self.dma_bus.add_master("usb_ohci_dma", master=self.usb_ohci.wb_dma)
|
||||
self.comb += self.cpu.interrupt[16].eq(self.usb_ohci.interrupt)
|
||||
|
||||
# VGA Framebuffer --------------------------------------------------------------------------
|
||||
#self.submodules.videophy = VideoVGAPHY(platform.request("vga"),
|
||||
# clock_domain="video")
|
||||
#self.add_video_framebuffer(phy=self.videophy, timings="640x480@60Hz",
|
||||
# clock_domain="video", format="rgb565")
|
||||
|
||||
# VGA Terminal -------------------------------------------------------------------------------------
|
||||
#self.submodules.videophy = VideoVGAPHY(platform.request("vga"),
|
||||
# clock_domain="video")
|
||||
#self.add_video_terminal(phy=self.videophy, timings="640x480@60Hz",
|
||||
# clock_domain="video")
|
||||
|
||||
# DDMI Framebuffer -------------------------------------------------------------------------------------
|
||||
self.submodules.videophy = VideoHDMIPHY(platform.request("ddmi"),
|
||||
clock_domain="video")
|
||||
self.add_video_framebuffer(phy=self.videophy, timings="640x480@60Hz",
|
||||
clock_domain="video", format="rgb565")
|
||||
|
||||
# DDMI Terminal -------------------------------------------------------------------------------------
|
||||
#self.submodules.videophy = VideoHDMIPHY(platform.request("ddmi"),
|
||||
# clock_domain="video")
|
||||
#self.add_video_terminal(phy=self.videophy, timings="640x480@60Hz",
|
||||
# clock_domain="video")
|
||||
|
||||
# Leds -------------------------------------------------------------------------------------
|
||||
if with_led_chaser:
|
||||
self.submodules.leds = LedChaser(
|
||||
pads = platform.request_all("user_led"),
|
||||
sys_clk_freq = sys_clk_freq)
|
||||
|
||||
# Build --------------------------------------------------------------------------------------------
|
||||
|
||||
def main():
|
||||
from litex.soc.integration.soc import LiteXSoCArgumentParser
|
||||
parser = LiteXSoCArgumentParser(description="LiteX SoC on Schoko")
|
||||
target_group = parser.add_argument_group(title="Target options")
|
||||
target_group.add_argument("--build", action="store_true", help="Build design.")
|
||||
target_group.add_argument("--load", action="store_true", help="Load bitstream to SRAM.")
|
||||
target_group.add_argument("--flash", action="store_true", help="Flash bitstream to MMOD.")
|
||||
target_group.add_argument("--toolchain", default="trellis", help="FPGA toolchain (trellis or diamond).")
|
||||
target_group.add_argument("--sys-clk-freq", default=50e6, help="System clock frequency.")
|
||||
target_group.add_argument("--revision", default="v1", help="Board Revision (v1, v2).")
|
||||
target_group.add_argument("--device", default="45F", help="ECP5 device (25F, 45F or 85F).")
|
||||
target_group.add_argument("--cable", default="usb-blaster", help="Specify an openFPGALoader cable.")
|
||||
target_group.add_argument("--with-sdcard", action="store_true", help="Enable SDCard support.")
|
||||
target_group.add_argument("--with-spi-sdcard", action="store_true", help="Enable SPI-mode SDCard support.")
|
||||
target_group.add_argument("--with-usb-host", action="store_true", help="Enable USB host support.")
|
||||
builder_args(parser)
|
||||
soc_core_args(parser)
|
||||
trellis_args(parser)
|
||||
args = parser.parse_args()
|
||||
|
||||
soc = BaseSoC(
|
||||
toolchain = args.toolchain,
|
||||
revision = args.revision,
|
||||
device = args.device,
|
||||
sys_clk_freq = int(float(args.sys_clk_freq)),
|
||||
**soc_core_argdict(args))
|
||||
|
||||
if args.with_sdcard:
|
||||
soc.add_sdcard()
|
||||
|
||||
if args.with_spi_sdcard:
|
||||
soc.add_spi_sdcard()
|
||||
|
||||
builder = Builder(soc, **builder_argdict(args))
|
||||
builder_kargs = trellis_argdict(args) if args.toolchain == "trellis" else {}
|
||||
|
||||
if args.build:
|
||||
builder.build(**builder_kargs)
|
||||
|
||||
if args.load:
|
||||
prog = soc.platform.create_programmer(args.cable)
|
||||
prog.load_bitstream(builder.get_bitstream_filename(mode="sram"))
|
||||
|
||||
if args.flash:
|
||||
prog = soc.platform.create_programmer(args.cable)
|
||||
prog.flash(0x100000, builder.get_bitstream_filename(mode="sram"))
|
||||
|
||||
if __name__ == "__main__":
|
||||
main()
|
||||
Loading…
Reference in New Issue