Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #186 from gatecat/mipi_pins_x 

crosslink_nx_vip: Remove constraints for hard MIPI pins
This commit is contained in:
enjoy-digital 2021-03-10 11:13:49 +01:00 committed by GitHub
parent 61f44739d7 496cae54ff
commit 7c6876df42
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 9 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
litex_boards/platforms/crosslink_nx_vip.py
View File

@ -119,17 +119,18 @@ _io = [
# MIPI camera modules
# Note that use of MIPI_DPHY standard for + and LVCMOS12H for - is copied from Lattice PDC
# MIPI pins are unconstrained to work around a Radiant 2.0 bug
("camera", 0,
Subsignal("clkp", Pins("A2"), IOStandard("MIPI_DPHY")),
Subsignal("clkn", Pins("B1"), IOStandard("LVCMOS12H")),
Subsignal("dp", Pins("B2 A3 C2 A4"), IOStandard("MIPI_DPHY")),
Subsignal("dn", Pins("C1 B3 D1 B4"), IOStandard("LVCMOS12H")),
Subsignal("clkp", Pins("X")),
Subsignal("clkn", Pins("X")),
Subsignal("dp", Pins("X X X X")),
Subsignal("dn", Pins("X X X X")),
),
("camera", 1,
Subsignal("clkp", Pins("A8"), IOStandard("MIPI_DPHY")),
Subsignal("clkn", Pins("B8"), IOStandard("LVCMOS12H")),
Subsignal("dp", Pins("A7 A9 A6 A10"), IOStandard("MIPI_DPHY")),
Subsignal("dn", Pins("B7 B9 B6 B10"), IOStandard("LVCMOS12H")),
Subsignal("clkp", Pins("X")),
Subsignal("clkn", Pins("X")),
Subsignal("dp", Pins("X X X X")),
Subsignal("dn", Pins("X X X X")),
),
("camera", 2,
Subsignal("clkp", Pins("W11"), IOStandard("MIPI_DPHY")),