Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/test_targets: make sure all platforms are tested.

This commit is contained in:
Florent Kermarrec 2020-02-03 10:04:02 +01:00
parent c3d8c7462d
commit 83c48946ad
1 changed files with 16 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
test/test_targets.py
View File

@ -31,20 +31,26 @@ class TestTargets(unittest.TestCase):
platforms = [] platforms = []
# Xilinx Spartan6 # Xilinx Spartan6
platforms.append("linsn_rv901t")
platforms.append("minispartan6") platforms.append("minispartan6")
platforms.append("pipistrello")
platforms.append("sp605") platforms.append("sp605")
# Xilinx Artix7 # Xilinx Artix7
platforms.append("ac701")
platforms.append("aller")
platforms.append("arty") platforms.append("arty")
platforms.append("mimas_a7")
platforms.append("netv2")
platforms.append("nexys4ddr") platforms.append("nexys4ddr")
platforms.append("nexys_video") platforms.append("nexys_video")
platforms.append("netv2") platforms.append("tagus")
platforms.append("ac701")
# Xilinx Kintex7 # Xilinx Kintex7
platforms.append("kc705")
platforms.append("genesys2") platforms.append("genesys2")
platforms.append("kc705")
platforms.append("kx2") platforms.append("kx2")
platforms.append("nereid")
# Xilinx Kintex Ultrascale # Xilinx Kintex Ultrascale
platforms.append("kcu105") platforms.append("kcu105")
@ -55,15 +61,16 @@ class TestTargets(unittest.TestCase):
# Intel Cyclone5 # Intel Cyclone5
platforms.append("de1soc") platforms.append("de1soc")
platforms.append("de10nano")
# Intel Max10 # Intel Max10
platforms.append("de10lite") platforms.append("de10lite")
# Lattice iCE40 # Lattice iCE40
platforms.append("tinyfpga_bx")
platforms.append("fomu_evt") platforms.append("fomu_evt")
platforms.append("fomu_hacker") platforms.append("fomu_hacker")
platforms.append("fomu_pvt") platforms.append("fomu_pvt")
platforms.append("tinyfpga_bx")
# Lattice MachXO2 # Lattice MachXO2
platforms.append("machxo3") platforms.append("machxo3")
@ -72,10 +79,12 @@ class TestTargets(unittest.TestCase):
platforms.append("versa_ecp3") platforms.append("versa_ecp3")
# Lattice ECP5 # Lattice ECP5
platforms.append("versa_ecp5")
platforms.append("ulx3s")
platforms.append("trellisboard")
platforms.append("ecp5_evn") platforms.append("ecp5_evn")
platforms.append("hadbadge")
platforms.append("orangecrab")
platforms.append("trellisboard")
platforms.append("ulx3s")
platforms.append("versa_ecp5")
# Microsemi PolarFire # Microsemi PolarFire
platforms.append("avalanche") platforms.append("avalanche")