Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #629 from trabucayre/genesys_toolchain_arg 

targets/digilent_genesys2.py: added toolchain option (#624)
This commit is contained in:
Gwenhael Goavec-Merou 2024-12-17 17:03:57 +01:00 committed by GitHub
parent 4e2d8bd84b b2b8a3cbef
commit 89d96a3e6b
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
litex_boards/targets/digilent_genesys2.py
View File

@ -47,13 +47,13 @@ class _CRG(LiteXModule):
# BaseSoC ------------------------------------------------------------------------------------------ # BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore): class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=100e6, def __init__(self, sys_clk_freq=100e6, toolchain="vivado",
with_ethernet = False, with_ethernet = False,
with_etherbone = False, with_etherbone = False,
with_led_chaser = True, with_led_chaser = True,
with_can = False, with_can = False,
**kwargs): **kwargs):
platform = digilent_genesys2.Platform() platform = digilent_genesys2.Platform(toolchain=toolchain)
# CRG -------------------------------------------------------------------------------------- # CRG --------------------------------------------------------------------------------------
self.crg = _CRG(platform, sys_clk_freq) self.crg = _CRG(platform, sys_clk_freq)
@ -115,6 +115,7 @@ def main():
soc = BaseSoC( soc = BaseSoC(
sys_clk_freq = args.sys_clk_freq, sys_clk_freq = args.sys_clk_freq,
toolchain = args.toolchain,
with_ethernet = args.with_ethernet, with_ethernet = args.with_ethernet,
with_etherbone = args.with_etherbone, with_etherbone = args.with_etherbone,
with_can = args.with_can, with_can = args.with_can,