Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Rename litex_m2_baseboard to litex_acorn_baseboard and add link to repository.

This commit is contained in:
Florent Kermarrec 2021-10-11 18:36:12 +02:00
parent fe08491e8d
commit a365362f5d
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex_boards/platforms/litex_m2_baseboard.py → litex_boards/platforms/litex_acorn_baseboard.py
View File

@ -5,6 +5,8 @@
# Copyright (c) 2021 Florent Kermarrec <florent@enjoy-digital.fr> # Copyright (c) 2021 Florent Kermarrec <florent@enjoy-digital.fr>
# SPDX-License-Identifier: BSD-2-Clause # SPDX-License-Identifier: BSD-2-Clause
# https://github.com/enjoy-digital/litex-acorn-baseboard
from litex.build.generic_platform import * from litex.build.generic_platform import *
from litex.build.lattice import LatticePlatform from litex.build.lattice import LatticePlatform
from litex.build.openfpgaloader import OpenFPGALoader from litex.build.openfpgaloader import OpenFPGALoader

6
litex_boards/targets/litex_m2_baseboard.py → litex_boards/targets/litex_acorn_baseboard.py
View File

@ -12,7 +12,7 @@ import sys
from migen import * from migen import *
from litex_boards.platforms import litex_m2_baseboard from litex_boards.platforms import litex_acorn_baseboard
from litex.build.lattice.trellis import trellis_args, trellis_argdict from litex.build.lattice.trellis import trellis_args, trellis_argdict
@ -69,7 +69,7 @@ class BaseSoC(SoCCore):
with_video_terminal = False, with_video_terminal = False,
with_lcd = False, with_lcd = False,
**kwargs): **kwargs):
platform = litex_m2_baseboard.Platform(toolchain="trellis") platform = litex_acorn_baseboard.Platform(toolchain="trellis")
# SoCCore ---------------------------------------------------------------------------------- # SoCCore ----------------------------------------------------------------------------------
SoCCore.__init__(self, platform, sys_clk_freq, SoCCore.__init__(self, platform, sys_clk_freq,
@ -103,7 +103,7 @@ class BaseSoC(SoCCore):
# Build -------------------------------------------------------------------------------------------- # Build --------------------------------------------------------------------------------------------
def main(): def main():
parser = argparse.ArgumentParser(description="LiteX SoC on LiteX M2 Baseboard") parser = argparse.ArgumentParser(description="LiteX SoC on LiteX Acorn Baseboard")
parser.add_argument("--build", action="store_true", help="Build bitstream") parser.add_argument("--build", action="store_true", help="Build bitstream")
parser.add_argument("--load", action="store_true", help="Load bitstream") parser.add_argument("--load", action="store_true", help="Load bitstream")
parser.add_argument("--flash", action="store_true", help="Flash bitstream to SPI Flash") parser.add_argument("--flash", action="store_true", help="Flash bitstream to SPI Flash")