Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix FTBFS from undersized BIOS ROM region with Microwatt 

Signed-off-by: Timothy Pearson <tpearson@raptorengineering.com>
This commit is contained in:
Raptor Engineering Development Team 2020-06-12 12:04:49 -05:00
parent 9b45ec0f35
commit b1be5dcc23
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litex_boards/targets/versa_ecp5.py
View File

@ -76,6 +76,12 @@ class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(75e6), with_ethernet=False, toolchain="trellis", **kwargs): def __init__(self, sys_clk_freq=int(75e6), with_ethernet=False, toolchain="trellis", **kwargs):
platform = versa_ecp5.Platform(toolchain=toolchain) platform = versa_ecp5.Platform(toolchain=toolchain)
# Fix ROM size for Microwatt
if with_ethernet:
kwargs["integrated_rom_size"] = 0xb000
else:
kwargs["integrated_rom_size"] = 0x9000
# SoCCore -----------------------------------------_---------------------------------------- # SoCCore -----------------------------------------_----------------------------------------
SoCCore.__init__(self, platform, clk_freq=sys_clk_freq, **kwargs) SoCCore.__init__(self, platform, clk_freq=sys_clk_freq, **kwargs)