Allow access to secondary sd card via hardware spi bitbanging
This commit is contained in:
parent
a6f80694cb
commit
bc6ef0bc48
|
@ -17,6 +17,9 @@ from litex.soc.integration.builder import *
|
||||||
from litedram.modules import AS4C16M16
|
from litedram.modules import AS4C16M16
|
||||||
from litedram.phy import GENSDRPHY
|
from litedram.phy import GENSDRPHY
|
||||||
|
|
||||||
|
#SPI SD CARD HARDWARE BITBANGING
|
||||||
|
from litex.soc.cores.spi import SPIMaster
|
||||||
|
|
||||||
# CRG ----------------------------------------------------------------------------------------------
|
# CRG ----------------------------------------------------------------------------------------------
|
||||||
|
|
||||||
class _CRG(Module):
|
class _CRG(Module):
|
||||||
|
@ -103,6 +106,12 @@ class MiSTerSDRAMSoC(SoCSDRAM):
|
||||||
geom_settings = sdram_module.geom_settings,
|
geom_settings = sdram_module.geom_settings,
|
||||||
timing_settings = sdram_module.timing_settings)
|
timing_settings = sdram_module.timing_settings)
|
||||||
|
|
||||||
|
# SPI SDCARD HARDWARE BITBANGING
|
||||||
|
spi_pads = self.platform.request("spi")
|
||||||
|
self.add_csr("spi")
|
||||||
|
spi_clk_freq = 400e3
|
||||||
|
self.submodules.spi = SPIMaster(spi_pads, 8, sys_clk_freq, spi_clk_freq)
|
||||||
|
|
||||||
# Build --------------------------------------------------------------------------------------------
|
# Build --------------------------------------------------------------------------------------------
|
||||||
|
|
||||||
def main():
|
def main():
|
||||||
|
|
Loading…
Reference in New Issue