efinix: Enable identifier on SoC (issue fixed in LiteX).
This commit is contained in:
parent
4bcfde8882
commit
c7a91f9eab
|
@ -49,8 +49,8 @@ class BaseSoC(SoCCore):
|
|||
|
||||
# SoCCore ----------------------------------------------------------------------------------
|
||||
SoCCore.__init__(self, platform, sys_clk_freq,
|
||||
#ident = "LiteX SoC on Efinix Trion T120 BGA576 Dev Kit", # FIXME: Crash design.
|
||||
#ident_version = True,
|
||||
ident = "LiteX SoC on Efinix Trion T120 BGA576 Dev Kit",
|
||||
ident_version = True,
|
||||
**kwargs
|
||||
)
|
||||
|
||||
|
|
|
@ -47,8 +47,8 @@ class BaseSoC(SoCCore):
|
|||
|
||||
# SoCCore ----------------------------------------------------------------------------------
|
||||
SoCCore.__init__(self, platform, sys_clk_freq,
|
||||
#ident = "LiteX SoC on Efinix Trion T20 BGA256 Dev Kit", # FIXME: Crash design.
|
||||
#ident_version = True,
|
||||
ident = "LiteX SoC on Efinix Trion T20 BGA256 Dev Kit",
|
||||
ident_version = True,
|
||||
**kwargs
|
||||
)
|
||||
|
||||
|
|
|
@ -58,8 +58,8 @@ class BaseSoC(SoCCore):
|
|||
|
||||
# SoCCore ----------------------------------------------------------------------------------
|
||||
SoCCore.__init__(self, platform, sys_clk_freq,
|
||||
#ident = "LiteX SoC on Efinix Xyloni Dev Kit", # FIXME: Crash design.
|
||||
#ident_version = True,
|
||||
ident = "LiteX SoC on Efinix Xyloni Dev Kit",
|
||||
ident_version = True,
|
||||
**kwargs)
|
||||
|
||||
# CRG --------------------------------------------------------------------------------------
|
||||
|
|
Loading…
Reference in New Issue