Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sispeed_tang_nano_4k: Avoid IOStandard constraints on HyperRAM (Not present in example designs).

This commit is contained in:
Florent Kermarrec 2021-09-20 11:46:10 +02:00
parent 5190c9c869
commit d5eea94289
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
litex_boards/platforms/sipeed_tang_nano_4k.py
View File

@ -52,12 +52,12 @@ _io = [
),
# HyperRAM (embedded in SIP, requires specific IO naming).
("O_hpram_ck", 0, Pins(1), IOStandard("LVCMOS33")),
("O_hpram_ck_n", 0, Pins(1), IOStandard("LVCMOS33")),
("O_hpram_cs_n", 0, Pins(1), IOStandard("LVCMOS33")),
("O_hpram_reset_n", 0, Pins(1), IOStandard("LVCMOS33")),
("IO_hpram_dq", 0, Pins(8), IOStandard("LVCMOS33")),
("IO_hpram_rwds", 0, Pins(1), IOStandard("LVCMOS33")),
("O_hpram_ck", 0, Pins(1)),
("O_hpram_ck_n", 0, Pins(1)),
("O_hpram_cs_n", 0, Pins(1)),
("O_hpram_reset_n", 0, Pins(1)),
("IO_hpram_dq", 0, Pins(8)),
("IO_hpram_rwds", 0, Pins(1)),
# HDMI.
("hdmi", 0,