mirror of
https://github.com/litex-hub/litex-boards.git
synced 2025-01-03 03:43:36 -05:00
platforms: Add LambdaConcept's PCIe Screamer/M2.
This commit is contained in:
Florent Kermarrec
parent
00ff61baa9
commit
dd27a3473b
2 changed files with 196 additions and 0 deletions
108
litex_boards/platforms/lambdaconcept_pcie_screamer.py
Normal file
108
litex_boards/platforms/lambdaconcept_pcie_screamer.py
Normal file
|
|
@ -0,0 +1,108 @@
|
|||
#
|
||||
# This file is part of LiteX-Boards.
|
||||
#
|
||||
# Copyright (c) 2016-2022 Florent Kermarrec <florent@enjoy-digital.fr>
|
||||
# SPDX-License-Identifier: BSD-2-Clause
|
||||
|
||||
from migen import *
|
||||
|
||||
from litex.build.generic_platform import *
|
||||
from litex.build.xilinx import XilinxPlatform
|
||||
|
||||
# IOs ----------------------------------------------------------------------------------------------
|
||||
|
||||
_io = [
|
||||
# Clk.
|
||||
("clk100", 0, Pins("R4"), IOStandard("LVCMOS33")),
|
||||
|
||||
# Leds.
|
||||
("user_led", 0, Pins("AB1"), IOStandard("LVCMOS33")),
|
||||
("user_led", 1, Pins("AB8"), IOStandard("LVCMOS33")),
|
||||
|
||||
# Buttons.
|
||||
("user_btn", 0, Pins("AA1"), IOStandard("LVCMOS33")),
|
||||
("user_btn", 1, Pins("AB6"), IOStandard("LVCMOS33")),
|
||||
|
||||
# Serial.
|
||||
("serial", 0,
|
||||
Subsignal("tx", Pins("T1")),
|
||||
Subsignal("rx", Pins("U1")),
|
||||
IOStandard("LVCMOS33"),
|
||||
),
|
||||
|
||||
# DDR3 SDRAM.
|
||||
("ddram", 0,
|
||||
Subsignal("a", Pins(
|
||||
"M2 M5 M3 M1 L6 P1 N3 N2",
|
||||
"M6 R1 L5 N5 N4 P2 P6"),
|
||||
IOStandard("SSTL15")),
|
||||
Subsignal("ba", Pins("L3 K6 L4"), IOStandard("SSTL15")),
|
||||
Subsignal("ras_n", Pins("J4"), IOStandard("SSTL15")),
|
||||
Subsignal("cas_n", Pins("K3"), IOStandard("SSTL15")),
|
||||
Subsignal("we_n", Pins("L1"), IOStandard("SSTL15")),
|
||||
Subsignal("dm", Pins("G3 F1"), IOStandard("SSTL15")),
|
||||
Subsignal("dq", Pins(
|
||||
"G2 H4 H5 J1 K1 H3 H2 J5",
|
||||
"E3 B2 F3 D2 C2 A1 E2 B1"),
|
||||
IOStandard("SSTL15"),
|
||||
Misc("IN_TERM=UNTUNED_SPLIT_50")),
|
||||
Subsignal("dqs_p", Pins("K2 E1"), IOStandard("DIFF_SSTL15")),
|
||||
Subsignal("dqs_n", Pins("J2 D1"), IOStandard("DIFF_SSTL15")),
|
||||
Subsignal("clk_p", Pins("P5"), IOStandard("DIFF_SSTL15")),
|
||||
Subsignal("clk_n", Pins("P4"), IOStandard("DIFF_SSTL15")),
|
||||
Subsignal("cke", Pins("J6"), IOStandard("SSTL15")),
|
||||
Subsignal("odt", Pins("K4"), IOStandard("SSTL15")),
|
||||
Subsignal("reset_n", Pins("G1"), IOStandard("SSTL15")),
|
||||
Misc("SLEW=FAST"),
|
||||
),
|
||||
|
||||
# PCIe.
|
||||
("pcie_x1", 0,
|
||||
Subsignal("rst_n", Pins("AB7"), IOStandard("LVCMOS33")),
|
||||
Subsignal("clk_p", Pins("F6")),
|
||||
Subsignal("clk_n", Pins("E6")),
|
||||
Subsignal("rx_p", Pins("B10")),
|
||||
Subsignal("rx_n", Pins("A10")),
|
||||
Subsignal("tx_p", Pins("B6")),
|
||||
Subsignal("tx_n", Pins("A6"))
|
||||
),
|
||||
|
||||
# USB-FIFO.
|
||||
("usb_fifo_clock", 0, Pins("D17"), IOStandard("LVCMOS33")),
|
||||
("usb_fifo", 0,
|
||||
Subsignal("rst", Pins("K22")),
|
||||
Subsignal("data", Pins(
|
||||
"A16 F14 A15 F13 A14 E14 A13 E13",
|
||||
"B13 C15 C13 C14 B16 E17 B15 F16",
|
||||
"A20 E18 B20 F18 D19 D21 E19 E21",
|
||||
"A21 B21 A19 A18 F20 F19 B18 B17")),
|
||||
Subsignal("be", Pins("K16 L16 G20 H20")),
|
||||
Subsignal("rxf_n", Pins("M13")),
|
||||
Subsignal("txe_n", Pins("L13")),
|
||||
Subsignal("rd_n", Pins("K19")),
|
||||
Subsignal("wr_n", Pins("M15")),
|
||||
Subsignal("oe_n", Pins("K18")),
|
||||
Subsignal("siwua", Pins("M16")),
|
||||
IOStandard("LVCMOS33"),
|
||||
Misc("SLEW=FAST")
|
||||
),
|
||||
]
|
||||
|
||||
# Platform -----------------------------------------------------------------------------------------
|
||||
|
||||
class Platform(XilinxPlatform):
|
||||
default_clk_name = "clk100"
|
||||
default_clk_period = 1e9/100e6
|
||||
|
||||
def __init__(self):
|
||||
XilinxPlatform.__init__(self, "xc7a35t-fgg484-2", _io, toolchain="vivado")
|
||||
self.toolchain.bitstream_commands = \
|
||||
["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]",
|
||||
"set_property BITSTREAM.CONFIG.CONFIGRATE 40 [current_design]"]
|
||||
self.toolchain.additional_commands = \
|
||||
["write_cfgmem -force -format bin -interface spix4 -size 16 "
|
||||
"-loadbit \"up 0x0 {build_name}.bit\" -file {build_name}.bin"]
|
||||
|
||||
def do_finalize(self, fragment):
|
||||
XilinxPlatform.do_finalize(self, fragment)
|
||||
self.add_period_constraint(self.lookup_request("clk100", loose=True), 1e9/100e6)
|
||||
88
litex_boards/platforms/lambdaconcept_pcie_screamer_m2.py
Normal file
88
litex_boards/platforms/lambdaconcept_pcie_screamer_m2.py
Normal file
|
|
@ -0,0 +1,88 @@
|
|||
#
|
||||
# This file is part of LiteX-Boards.
|
||||
#
|
||||
# Copyright (c) 2016-2022 Florent Kermarrec <florent@enjoy-digital.fr>
|
||||
# SPDX-License-Identifier: BSD-2-Clause
|
||||
|
||||
from migen import *
|
||||
|
||||
from litex.build.generic_platform import *
|
||||
from litex.build.xilinx import XilinxPlatform
|
||||
|
||||
# IOs ----------------------------------------------------------------------------------------------
|
||||
|
||||
_io = [
|
||||
# Clk.
|
||||
("clk100", 0, Pins("R2"), IOStandard("LVCMOS33")),
|
||||
|
||||
# Leds.
|
||||
("user_led", 0, Pins("V17"), IOStandard("LVCMOS33")),
|
||||
("user_led", 1, Pins("U17"), IOStandard("LVCMOS33")),
|
||||
|
||||
# Serial.
|
||||
("serial", 0,
|
||||
Subsignal("tx", Pins("U4")),
|
||||
Subsignal("rx", Pins("V4")),
|
||||
IOStandard("LVCMOS33"),
|
||||
),
|
||||
|
||||
# PCIe.
|
||||
("pcie_x1", 0,
|
||||
Subsignal("rst_n", Pins("M1"), IOStandard("LVCMOS33"), Misc("PULLUP=TRUE")),
|
||||
Subsignal("clk_p", Pins("D6")),
|
||||
Subsignal("clk_n", Pins("D5")),
|
||||
Subsignal("rx_p", Pins("E4")),
|
||||
Subsignal("rx_n", Pins("E3")),
|
||||
Subsignal("tx_p", Pins("H2")),
|
||||
Subsignal("tx_n", Pins("H1"))
|
||||
),
|
||||
("pcie_x4", 0,
|
||||
Subsignal("rst_n", Pins("M1"), IOStandard("LVCMOS33"), Misc("PULLUP=TRUE")),
|
||||
Subsignal("clk_p", Pins("D6")),
|
||||
Subsignal("clk_n", Pins("D5")),
|
||||
Subsignal("rx_p", Pins("E4 A4 C4 G4")),
|
||||
Subsignal("rx_n", Pins("E3 A3 C3 G3")),
|
||||
Subsignal("tx_p", Pins("H2 F2 D2 B2")),
|
||||
Subsignal("tx_n", Pins("H1 F1 D1 B1"))
|
||||
),
|
||||
|
||||
# USB-FIFO.
|
||||
("usb_fifo_clock", 0, Pins("E13"), IOStandard("LVCMOS33")),
|
||||
("usb_fifo", 0,
|
||||
Subsignal("rst", Pins("U15")),
|
||||
Subsignal("data", Pins(
|
||||
"B9 A9 C9 A10 B10 B11 A12 B12",
|
||||
"A13 A14 B14 A15 B15 B16 A17 B17",
|
||||
"C17 C18 D18 E17 E18 E16 F18 F17",
|
||||
"G17 H18 D13 C14 D14 D15 C16 D16")),
|
||||
Subsignal("be", Pins("L18 M17 N18 N17")),
|
||||
Subsignal("rxf_n", Pins("R18")),
|
||||
Subsignal("txe_n", Pins("P18")),
|
||||
Subsignal("rd_n", Pins("R16")),
|
||||
Subsignal("wr_n", Pins("T18")),
|
||||
Subsignal("oe_n", Pins("T15")),
|
||||
Subsignal("siwua", Pins("R17")),
|
||||
IOStandard("LVCMOS33"),
|
||||
Misc("SLEW=FAST")
|
||||
),
|
||||
]
|
||||
|
||||
# Platform -----------------------------------------------------------------------------------------
|
||||
|
||||
class Platform(XilinxPlatform):
|
||||
default_clk_name = "clk100"
|
||||
default_clk_period = 1e9/100e6
|
||||
|
||||
def __init__(self):
|
||||
XilinxPlatform.__init__(self, "xc7a35t-csg325-2", _io, toolchain="vivado")
|
||||
self.toolchain.bitstream_commands = \
|
||||
["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]",
|
||||
"set_property BITSTREAM.CONFIG.CONFIGRATE 40 [current_design]"]
|
||||
self.toolchain.additional_commands = \
|
||||
["write_cfgmem -force -format bin -interface spix4 -size 16 "
|
||||
"-loadbit \"up 0x0 {build_name}.bit\" -file {build_name}.bin"]
|
||||
|
||||
def do_finalize(self, fragment):
|
||||
XilinxPlatform.do_finalize(self, fragment)
|
||||
self.add_period_constraint(self.lookup_request("clk100", loose=True), 1e9/100e6)
|
||||
|
||||
Loading…
Reference in a new issue