Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

litex_acorn_baseboard: Add some M2 signals and set devslp to 0.

This commit is contained in:
Florent Kermarrec 2021-10-12 11:54:17 +02:00
parent a365362f5d
commit e29bcd30a6
2 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litex_boards/platforms/litex_acorn_baseboard.py
View File

@ -71,6 +71,12 @@ _io = [
IOStandard("LVCMOS33"), IOStandard("LVCMOS33"),
), ),
# M2
("m2_devslp", 0, Pins("U18"), IOStandard("LVCMOS33")),
("m2_perst", 0, Pins("U17"), IOStandard("LVCMOS33")),
("m2_pewake", 0, Pins("R16"), IOStandard("LVCMOS33")),
("m2_pedet", 0, Pins("T17"), IOStandard("LVCMOS33")),
# HDMI # HDMI
("hdmi_i2c", 0, ("hdmi_i2c", 0,
Subsignal("scl", Pins("C9")), Subsignal("scl", Pins("C9")),

3
litex_boards/targets/litex_acorn_baseboard.py
View File

@ -100,6 +100,9 @@ class BaseSoC(SoCCore):
if with_lcd: if with_lcd:
self.submodules.i2c = I2CMaster(platform.request("lcd")) self.submodules.i2c = I2CMaster(platform.request("lcd"))
# M2 --------------------------------------------------------------------------------------
self.comb += platform.request("m2_devslp").eq(0) # Enable SATA M2.
# Build -------------------------------------------------------------------------------------------- # Build --------------------------------------------------------------------------------------------
def main(): def main():