Hardware/litex-boards
1
0
Fork 0
mirror of https://github.com/litex-hub/litex-boards.git synced 2025-01-03 03:43:36 -05:00
Code Issues Projects Releases Packages Wiki Activity

butterstick: Add extra pins

Browse source
This commit is contained in:
Greg Davill 2021-12-05 20:33:28 +10:30
parent c8a8e943b5
commit fd2ec534a7
2 changed files with 32 additions and 16 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
litex_boards/platforms/gsd_butterstick.py
View file

@ -83,6 +83,11 @@ _io_r1_0 = [
Misc("SLEWRATE=FAST")
),
("vccio_ctrl", 0,
Subsignal("pdm", Pins("V1 E11 T2")),
Subsignal("en", Pins("E12"))
),
# RGMII Ethernet
("eth_clocks", 0,
Subsignal("tx", Pins("E15")),
@ -102,6 +107,16 @@ _io_r1_0 = [
IOStandard("LVCMOS33"),
Misc("SLEWRATE=FAST")
),
("ulpi", 0,
Subsignal("data", Pins("B9 C6 A7 E9 A8 D9 C10 C7")),
Subsignal("clk", Pins("B6")),
Subsignal("dir", Pins("A6")),
Subsignal("nxt", Pins("B8")),
Subsignal("stp", Pins("C8")),
Subsignal("rst", Pins("C9")),
IOStandard("LVCMOS18"),Misc("SLEWRATE=FAST")
),
]
# Connectors ---------------------------------------------------------------------------------------

1
litex_boards/targets/gsd_butterstick.py
View file

@ -178,6 +178,7 @@ def main():
toolchain = args.toolchain,
revision = args.revision,
device = args.device,
sdram_device = args.sdram_device,
sys_clk_freq = int(float(args.sys_clk_freq)),
with_ethernet = args.with_ethernet,
with_etherbone = args.with_etherbone,