Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #33 from msloniewski/master 

targets/de10lite: use external clock for sys directly
This commit is contained in:
enjoy-digital 2020-01-09 19:23:55 +01:00 committed by GitHub
parent d08dfdb808 aaf8d54c6a
commit fe23881348
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 8 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
litex_boards/community/targets/de10lite.py
View File

@ -6,6 +6,7 @@
import argparse import argparse
from migen import * from migen import *
from migen.genlib.resetsync import AsyncResetSynchronizer
from litex_boards.platforms import de10lite from litex_boards.platforms import de10lite
@ -24,7 +25,6 @@ class _CRG(Module):
def __init__(self, platform): def __init__(self, platform):
self.clock_domains.cd_sys = ClockDomain() self.clock_domains.cd_sys = ClockDomain()
self.clock_domains.cd_sys_ps = ClockDomain() self.clock_domains.cd_sys_ps = ClockDomain()
self.clock_domains.cd_por = ClockDomain(reset_less=True)
self.clock_domains.cd_vga = ClockDomain(reset_less=True) self.clock_domains.cd_vga = ClockDomain(reset_less=True)
# # # # # #
@ -32,16 +32,8 @@ class _CRG(Module):
# main input clock for PLL # main input clock for PLL
clk50 = platform.request("clk50") clk50 = platform.request("clk50")
# power on rst
rst_n = Signal()
self.sync.por += rst_n.eq(1)
self.comb += [
self.cd_por.clk.eq(clk50),
self.cd_sys.rst.eq(~rst_n),
self.cd_sys_ps.rst.eq(~rst_n)
]
# sys clk / sdram clk / vga_clk from PLL # sys clk / sdram clk / vga_clk from PLL
pll_locked = Signal()
pll_clk_out = Signal(6) pll_clk_out = Signal(6)
self.specials += \ self.specials += \
Instance("ALTPLL", Instance("ALTPLL",
@ -65,18 +57,23 @@ class _CRG(Module):
p_OPERATION_MODE = "NORMAL", p_OPERATION_MODE = "NORMAL",
i_INCLK = clk50, i_INCLK = clk50,
o_CLK = pll_clk_out, o_CLK = pll_clk_out,
i_ARESET = ~rst_n,
i_CLKENA = 0x3f, i_CLKENA = 0x3f,
i_EXTCLKENA = 0xf, i_EXTCLKENA = 0xf,
i_FBIN = 1, i_FBIN = 1,
i_PFDENA = 1, i_PFDENA = 1,
i_PLLENA = 1, i_PLLENA = 1,
o_LOCKED = pll_locked,
) )
self.comb += [ self.comb += [
self.cd_sys.clk.eq(pll_clk_out[0]), self.cd_sys.clk.eq(pll_clk_out[0]),
self.cd_sys_ps.clk.eq(pll_clk_out[1]), self.cd_sys_ps.clk.eq(pll_clk_out[1]),
self.cd_vga.clk.eq(pll_clk_out[2]) self.cd_vga.clk.eq(pll_clk_out[2])
] ]
self.specials += [
AsyncResetSynchronizer(self.cd_sys, ~pll_locked),
AsyncResetSynchronizer(self.cd_sys_ps, ~pll_locked),
AsyncResetSynchronizer(self.cd_vga, ~pll_locked),
]
self.comb += platform.request("sdram_clock").eq(self.cd_sys_ps.clk) self.comb += platform.request("sdram_clock").eq(self.cd_sys_ps.clk)
# BaseSoC ------------------------------------------------------------------------------------------ # BaseSoC ------------------------------------------------------------------------------------------