99 lines
3.3 KiB
Python
Executable File
99 lines
3.3 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
|
|
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2022 JM Robles <roblesjm@gmail.com>
|
|
# Copyright (c) 2021 Florent Kermarrec <florent@enjoy-digital.fr>
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
from migen import *
|
|
from migen.genlib.resetsync import AsyncResetSynchronizer
|
|
|
|
from litex.gen import *
|
|
|
|
from litex_boards.platforms import fpgawars_alhambra2
|
|
|
|
from litex.build.lattice.programmer import IceStormProgrammer
|
|
from litex.soc.integration.soc_core import *
|
|
from litex.soc.integration.soc import SoCRegion
|
|
from litex.soc.integration.builder import *
|
|
from litex.soc.cores.led import LedChaser
|
|
|
|
kB = 1024
|
|
mB = 1024*kB
|
|
|
|
class _CRG(LiteXModule):
|
|
def __init__(self, platform, sys_clk_freq):
|
|
assert sys_clk_freq == 12e6
|
|
self.rst = Signal()
|
|
self.cd_sys = ClockDomain()
|
|
self.cd_por = ClockDomain()
|
|
|
|
sys = platform.request("clk12")
|
|
platform.add_period_constraint(sys, 1e9/12e6)
|
|
|
|
# Power on reset
|
|
por_count = Signal(16, reset=2**16-1)
|
|
por_done = Signal()
|
|
self.comb += self.cd_por.clk.eq(ClockSignal("sys"))
|
|
self.comb += por_done.eq(por_count == 0)
|
|
self.sync.por += If(~por_done, por_count.eq(por_count -1))
|
|
|
|
# Sys clk
|
|
self.comb += self.cd_sys.clk.eq(sys)
|
|
self.specials += AsyncResetSynchronizer(self.cd_sys, ~por_done)
|
|
|
|
class BaseSoC(SoCCore):
|
|
|
|
def __init__(self, sys_clk_freq=12e6, with_led_chaser=True, bios_flash_offset=0x50000, **kwargs):
|
|
|
|
platform = fpgawars_alhambra2.Platform()
|
|
kwargs["integrated_rom_size"] = 0
|
|
|
|
# SoC
|
|
SoCCore.__init__(self, platform, sys_clk_freq, ident='Litex on Alhambra II', **kwargs)
|
|
# SPI Flash
|
|
from litespi.modules import N25Q032A
|
|
from litespi.opcodes import SpiNorFlashOpCodes as Codes
|
|
self.add_spi_flash(mode='1x', module=N25Q032A(Codes.READ_1_1_1), with_master=False)
|
|
self.bus.add_region("rom", SoCRegion(
|
|
origin=self.bus.regions["spiflash"].origin + bios_flash_offset,
|
|
size=32*kB,
|
|
linker=True
|
|
))
|
|
self.cpu.set_reset_address(self.bus.regions["rom"].origin)
|
|
|
|
# CRG
|
|
self.crg = _CRG(platform, sys_clk_freq)
|
|
|
|
# Leds
|
|
if with_led_chaser:
|
|
self.leds = LedChaser(pads=platform.request_all("user_leds"), sys_clk_freq=sys_clk_freq)
|
|
|
|
|
|
def main():
|
|
|
|
from litex.build.parser import LiteXArgumentParser
|
|
|
|
parser = LiteXArgumentParser(platform=fpgawars_alhambra2.Platform, description="LiteX SoC on Lattice iCE40UP5k EVN breakout board.")
|
|
parser.add_target_argument("--sys-clk-freq", default=12e6, type=float, help="System clock frequency.")
|
|
parser.add_target_argument("--bios-flash-offset", default="0x50000", help="BIOS offset in SPI flash.")
|
|
parser.add_target_argument("--flash", action="store_true", help="Flash Bitstream.")
|
|
args = parser.parse_args()
|
|
|
|
soc = BaseSoC(
|
|
bios_flash_offset = int(args.bios_flash_offset, 0),
|
|
sys_clk_freq = args.sys_clk_freq,
|
|
**parser.soc_argdict
|
|
)
|
|
builder = Builder(soc, **parser.builder_argdict)
|
|
if args.build:
|
|
builder.build(**parser.toolchain_argdict)
|
|
|
|
if args.flash:
|
|
flash(args.bios_flash_offset)
|
|
|
|
if __name__ == "__main__":
|
|
main()
|