205 lines
9.3 KiB
Python
Executable File
205 lines
9.3 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
|
|
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2015-2019 Florent Kermarrec <florent@enjoy-digital.fr>
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
from migen import *
|
|
|
|
from litex.gen import LiteXModule
|
|
|
|
from litex_boards.platforms import digilent_nexys_video
|
|
|
|
from litex.soc.cores.clock import *
|
|
from litex.soc.integration.soc_core import *
|
|
from litex.soc.integration.builder import *
|
|
from litex.soc.cores.video import VideoS7HDMIPHY
|
|
from litex.soc.cores.led import LedChaser
|
|
|
|
from litedram.modules import MT41K256M16
|
|
from litedram.phy import s7ddrphy
|
|
|
|
from liteeth.phy.s7rgmii import LiteEthPHYRGMII
|
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
class _CRG(LiteXModule):
|
|
def __init__(self, platform, sys_clk_freq, toolchain="vivado", with_sata_pll_refclk=False, with_video_pll=False):
|
|
self.rst = Signal()
|
|
self.cd_sys = ClockDomain()
|
|
self.cd_sys4x = ClockDomain()
|
|
self.cd_sys4x_dqs = ClockDomain()
|
|
self.cd_idelay = ClockDomain()
|
|
self.cd_hdmi = ClockDomain()
|
|
self.cd_hdmi5x = ClockDomain()
|
|
self.cd_clk100 = ClockDomain()
|
|
|
|
# # #
|
|
|
|
# Clk / Rst.
|
|
clk100 = platform.request("clk100")
|
|
rst_n = platform.request("cpu_reset")
|
|
|
|
# PLL.
|
|
if toolchain == "vivado":
|
|
self.pll = pll = S7MMCM(speedgrade=-1)
|
|
else:
|
|
self.pll = pll = S7PLL(speedgrade=-1)
|
|
self.comb += pll.reset.eq(~rst_n | self.rst)
|
|
pll.register_clkin(clk100, 100e6)
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq)
|
|
pll.create_clkout(self.cd_sys4x, 4*sys_clk_freq)
|
|
pll.create_clkout(self.cd_sys4x_dqs, 4*sys_clk_freq, phase=90)
|
|
pll.create_clkout(self.cd_idelay, 200e6)
|
|
pll.create_clkout(self.cd_clk100, 100e6)
|
|
platform.add_false_path_constraints(self.cd_sys.clk, pll.clkin) # Ignore sys_clk to pll.clkin path created by SoC's rst.
|
|
|
|
self.idelayctrl = S7IDELAYCTRL(self.cd_idelay)
|
|
|
|
# SATA PLL.
|
|
if with_sata_pll_refclk:
|
|
self.cd_sata_refclk = ClockDomain()
|
|
pll.create_clkout(self.cd_sata_refclk, 150e6)
|
|
platform.add_platform_command("set_property SEVERITY {{WARNING}} [get_drc_checks REQP-49]")
|
|
|
|
# Video PLL.
|
|
if with_video_pll:
|
|
self.video_pll = video_pll = S7MMCM(speedgrade=-1)
|
|
video_pll.reset.eq(~rst_n | self.rst)
|
|
video_pll.register_clkin(clk100, 100e6)
|
|
video_pll.create_clkout(self.cd_hdmi, 40e6)
|
|
video_pll.create_clkout(self.cd_hdmi5x, 5*40e6)
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
class BaseSoC(SoCCore):
|
|
def __init__(self, toolchain="vivado", sys_clk_freq=int(100e6), with_ethernet=False,
|
|
with_led_chaser=True, with_sata=False, sata_gen="gen2", with_sata_pll_refclk=False, vadj="1.2V", with_video_terminal=False,
|
|
with_video_framebuffer=False, **kwargs):
|
|
platform = digilent_nexys_video.Platform(toolchain=toolchain)
|
|
|
|
# CRG --------------------------------------------------------------------------------------
|
|
with_video_pll = (with_video_terminal or with_video_framebuffer)
|
|
self.crg = _CRG(platform, sys_clk_freq, toolchain,
|
|
with_sata_pll_refclk = with_sata_pll_refclk,
|
|
with_video_pll = with_video_pll
|
|
)
|
|
|
|
# SoCCore ----------------------------------------------------------------------------------
|
|
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on Nexys Video", **kwargs)
|
|
|
|
# DDR3 SDRAM -------------------------------------------------------------------------------
|
|
if not self.integrated_main_ram_size:
|
|
self.ddrphy = s7ddrphy.A7DDRPHY(platform.request("ddram"),
|
|
memtype = "DDR3",
|
|
nphases = 4,
|
|
sys_clk_freq = sys_clk_freq)
|
|
self.add_sdram("sdram",
|
|
phy = self.ddrphy,
|
|
module = MT41K256M16(sys_clk_freq, "1:4"),
|
|
l2_cache_size = kwargs.get("l2_size", 8192)
|
|
)
|
|
|
|
# Ethernet ---------------------------------------------------------------------------------
|
|
if with_ethernet:
|
|
self.ethphy = LiteEthPHYRGMII(
|
|
clock_pads = self.platform.request("eth_clocks"),
|
|
pads = self.platform.request("eth"))
|
|
self.add_ethernet(phy=self.ethphy)
|
|
|
|
# SATA -------------------------------------------------------------------------------------
|
|
if with_sata:
|
|
from litex.build.generic_platform import Subsignal, Pins
|
|
from litesata.phy import LiteSATAPHY
|
|
|
|
# IOs
|
|
_sata_io = [
|
|
# AB09-FMCRAID / https://www.dgway.com/AB09-FMCRAID_E.html
|
|
("fmc2sata", 0,
|
|
Subsignal("clk_p", Pins("LPC:GBTCLK0_M2C_P")),
|
|
Subsignal("clk_n", Pins("LPC:GBTCLK0_M2C_N")),
|
|
Subsignal("tx_p", Pins("LPC:DP0_C2M_P")),
|
|
Subsignal("tx_n", Pins("LPC:DP0_C2M_N")),
|
|
Subsignal("rx_p", Pins("LPC:DP0_M2C_P")),
|
|
Subsignal("rx_n", Pins("LPC:DP0_M2C_N"))
|
|
),
|
|
]
|
|
platform.add_extension(_sata_io)
|
|
|
|
# PHY
|
|
self.sata_phy = LiteSATAPHY(platform.device,
|
|
refclk = None if not with_sata_pll_refclk else self.crg.cd_sata_refclk.clk,
|
|
pads = platform.request("fmc2sata"),
|
|
gen = sata_gen,
|
|
clk_freq = sys_clk_freq,
|
|
data_width = 16)
|
|
|
|
# Core
|
|
self.add_sata(phy=self.sata_phy, mode="read+write")
|
|
|
|
# Video ------------------------------------------------------------------------------------
|
|
if with_video_terminal or with_video_framebuffer:
|
|
self.videophy = VideoS7HDMIPHY(platform.request("hdmi_out"), clock_domain="hdmi")
|
|
if with_video_terminal:
|
|
self.add_video_terminal(phy=self.videophy, timings="800x600@60Hz", clock_domain="hdmi")
|
|
if with_video_framebuffer:
|
|
self.add_video_framebuffer(phy=self.videophy, timings="800x600@60Hz", clock_domain="hdmi")
|
|
|
|
# Leds -------------------------------------------------------------------------------------
|
|
if with_led_chaser:
|
|
self.leds = LedChaser(
|
|
pads = platform.request_all("user_led"),
|
|
sys_clk_freq = sys_clk_freq)
|
|
|
|
# VADJ -------------------------------------------------------------------------------------
|
|
vadj_map = {"1.2V": 0b00, "1.8V": 0b01, "2.5V": 0b10, "3.3V": 0b11}
|
|
platform.request_all("vadj").eq(vadj_map[vadj])
|
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
def main():
|
|
from litex.build.parser import LiteXArgumentParser
|
|
parser = LiteXArgumentParser(platform=digilent_nexys_video.Platform, description="LiteX SoC on Nexys Video")
|
|
parser.add_target_argument("--sys-clk-freq", default=100e6, help="System clock frequency.")
|
|
parser.add_target_argument("--with-ethernet", action="store_true", help="Enable Ethernet support.")
|
|
sdopts = parser.target_group.add_mutually_exclusive_group()
|
|
sdopts.add_argument("--with-spi-sdcard", action="store_true", help="Enable SPI-mode SDCard support.")
|
|
sdopts.add_argument("--with-sdcard", action="store_true", help="Enable SDCard support.")
|
|
parser.add_target_argument("--with-sata", action="store_true", help="Enable SATA support (over FMCRAID).")
|
|
parser.add_target_argument("--sata-gen", default="2", help="SATA Gen.", choices=["1", "2"])
|
|
parser.add_target_argument("--with-sata-pll-refclk", action="store_true", help="Generate SATA RefClk from PLL.")
|
|
parser.add_target_argument("--vadj", default="1.2V", help="FMC VADJ value.", choices=["1.2V", "1.8V", "2.5V", "3.3V"])
|
|
viopts = parser.target_group.add_mutually_exclusive_group()
|
|
viopts.add_argument("--with-video-terminal", action="store_true", help="Enable Video Terminal (HDMI).")
|
|
viopts.add_argument("--with-video-framebuffer", action="store_true", help="Enable Video Framebuffer (HDMI).")
|
|
args = parser.parse_args()
|
|
|
|
soc = BaseSoC(
|
|
toolchain = args.toolchain,
|
|
sys_clk_freq = int(float(args.sys_clk_freq)),
|
|
with_ethernet = args.with_ethernet,
|
|
with_sata = args.with_sata,
|
|
sata_gen = "gen" + args.sata_gen,
|
|
with_sata_pll_refclk = args.with_sata_pll_refclk,
|
|
vadj = args.vadj,
|
|
with_video_terminal = args.with_video_terminal,
|
|
with_video_framebuffer = args.with_video_framebuffer,
|
|
**parser.soc_core_argdict
|
|
)
|
|
if args.with_spi_sdcard:
|
|
soc.add_spi_sdcard()
|
|
if args.with_sdcard:
|
|
soc.add_sdcard()
|
|
builder = Builder(soc, **parser.builder_argdict)
|
|
if args.build:
|
|
builder.build(**parser.toolchain_argdict)
|
|
|
|
if args.load:
|
|
prog = soc.platform.create_programmer()
|
|
prog.load_bitstream(builder.get_bitstream_filename(mode="sram"))
|
|
|
|
if __name__ == "__main__":
|
|
main()
|