mirror of
https://github.com/litex-hub/litex-boards.git
synced 2025-01-03 03:43:36 -05:00
7fa22a494b
On the Digilent Arty, the SPI Flash's clk is connected to CCLK (that can be driven through the STARTUPE2) but also to another generic IO that can be use to drive the clock through DDR primitives. |
||
---|---|---|
.. | ||
platforms | ||
prog | ||
targets | ||
tools | ||
__init__.py |