232 lines
11 KiB
Python
Executable File
232 lines
11 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2023 Kazumoto Kojima
|
|
# Copyright (c) 2023 Hans Baier <hansfbaier@gmail.com>
|
|
#
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
import os
|
|
import argparse
|
|
|
|
from migen import *
|
|
|
|
from litex_boards.platforms import qmtech_xc7k325t
|
|
from litex.build.xilinx.vivado import vivado_build_args, vivado_build_argdict
|
|
|
|
from litex.soc.cores.clock import *
|
|
from litex.soc.integration.soc import SoCRegion
|
|
from litex.soc.integration.soc_core import *
|
|
from litex.soc.integration.builder import *
|
|
from litex.soc.cores.video import VideoVGAPHY
|
|
from litex.soc.cores.led import LedChaser
|
|
|
|
from litedram.modules import MT41J128M16
|
|
from litedram.phy import s7ddrphy
|
|
|
|
from liteeth.phy.mii import LiteEthPHYMII
|
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
class _CRG(Module):
|
|
def __init__(self, platform, sys_clk_freq, with_ethernet, with_vga):
|
|
self.rst = Signal()
|
|
self.clock_domains.cd_sys = ClockDomain()
|
|
self.clock_domains.cd_sys4x = ClockDomain(reset_less=True)
|
|
self.clock_domains.cd_sys4x_dqs = ClockDomain(reset_less=True)
|
|
self.clock_domains.cd_idelay = ClockDomain()
|
|
self.clock_domains.cd_eth = ClockDomain()
|
|
if with_ethernet:
|
|
self.clock_domains.cd_eth = ClockDomain()
|
|
if with_vga:
|
|
self.clock_domains.cd_vga = ClockDomain(reset_less=True)
|
|
|
|
# # #
|
|
|
|
self.submodules.pll = pll = S7PLL(speedgrade=-1)
|
|
reset_button = platform.request("user_btn_n", 0)
|
|
self.comb += pll.reset.eq(~reset_button | self.rst)
|
|
|
|
pll.register_clkin(platform.request("clk50"), 50e6)
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq)
|
|
pll.create_clkout(self.cd_sys4x, 4*sys_clk_freq)
|
|
pll.create_clkout(self.cd_sys4x_dqs, 4*sys_clk_freq, phase=90)
|
|
pll.create_clkout(self.cd_idelay, 200e6)
|
|
if with_ethernet:
|
|
pll.create_clkout(self.cd_eth, 25e6)
|
|
if with_vga:
|
|
pll.create_clkout(self.cd_vga, 40e6)
|
|
|
|
platform.add_false_path_constraints(self.cd_sys.clk, pll.clkin) # Ignore sys_clk to pll.clkin path created by SoC's rst.
|
|
|
|
self.submodules.idelayctrl = S7IDELAYCTRL(self.cd_idelay)
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
class BaseSoC(SoCCore):
|
|
def __init__(self, toolchain="vivado", sys_clk_freq=int(100e6), with_daughterboard=False,
|
|
with_ethernet=False, with_etherbone=False, eth_ip="192.168.1.50", eth_dynamic_ip=False,
|
|
local_ip="", remote_ip="",
|
|
with_led_chaser=True, with_video_terminal=False, with_video_framebuffer=False, with_video_colorbars=False,
|
|
with_spi_flash=False, **kwargs):
|
|
platform = qmtech_xc7k325t.Platform(toolchain=toolchain, with_daughterboard=with_daughterboard)
|
|
|
|
# SoCCore ----------------------------------------------------------------------------------
|
|
print(f"{str(kwargs)}")
|
|
if (kwargs["uart_name"] == "serial") and (not with_daughterboard):
|
|
kwargs["uart_name"] = "gpio_serial"
|
|
|
|
SoCCore.__init__(self, platform, sys_clk_freq,
|
|
ident = "LiteX SoC on QMTech XC7K325T" + (" + Daughterboard" if with_daughterboard else ""),
|
|
**kwargs)
|
|
|
|
# CRG --------------------------------------------------------------------------------------
|
|
self.submodules.crg = _CRG(platform, sys_clk_freq, with_ethernet or with_etherbone, with_video_terminal or with_video_framebuffer or with_video_colorbars)
|
|
|
|
# DDR3 SDRAM -------------------------------------------------------------------------------
|
|
if not self.integrated_main_ram_size:
|
|
from litedram.common import PHYPadsReducer
|
|
self.submodules.ddrphy = s7ddrphy.A7DDRPHY(
|
|
pads = PHYPadsReducer(platform.request("ddram", 0), [0, 1]),
|
|
memtype = "DDR3",
|
|
nphases = 4,
|
|
sys_clk_freq = sys_clk_freq)
|
|
self.add_sdram("sdram",
|
|
phy = self.ddrphy,
|
|
module = MT41J128M16(sys_clk_freq, "1:4"),
|
|
l2_cache_size = kwargs.get("l2_size", 8192)
|
|
)
|
|
|
|
# Ethernet / Etherbone ---------------------------------------------------------------------
|
|
if with_ethernet or with_etherbone:
|
|
self.submodules.ethphy = LiteEthPHYMII(
|
|
clock_pads = self.platform.request("eth_clocks"),
|
|
pads = self.platform.request("eth"))
|
|
if with_ethernet:
|
|
self.add_ethernet(phy=self.ethphy, dynamic_ip=eth_dynamic_ip)
|
|
if with_etherbone:
|
|
self.add_etherbone(phy=self.ethphy, ip_address=eth_ip)
|
|
# The daughterboard has the tx clock wired to a non-clock pin, so we can't help it
|
|
#self.platform.add_platform_command("set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets eth_clocks_tx_IBUF]")
|
|
self.add_constant("TARGET_BIOS_INIT", 1)
|
|
|
|
if local_ip:
|
|
local_ip = local_ip.split(".")
|
|
self.add_constant("LOCALIP1", int(local_ip[0]))
|
|
self.add_constant("LOCALIP2", int(local_ip[1]))
|
|
self.add_constant("LOCALIP3", int(local_ip[2]))
|
|
self.add_constant("LOCALIP4", int(local_ip[3]))
|
|
|
|
if remote_ip:
|
|
remote_ip = remote_ip.split(".")
|
|
self.add_constant("REMOTEIP1", int(remote_ip[0]))
|
|
self.add_constant("REMOTEIP2", int(remote_ip[1]))
|
|
self.add_constant("REMOTEIP3", int(remote_ip[2]))
|
|
self.add_constant("REMOTEIP4", int(remote_ip[3]))
|
|
|
|
# SPI Flash --------------------------------------------------------------------------------
|
|
if with_spi_flash:
|
|
from litespi.modules import MT25QL128
|
|
from litespi.opcodes import SpiNorFlashOpCodes as Codes
|
|
self.add_spi_flash(mode="4x", module=MT25QL128(Codes.READ_1_1_1), with_master=True)
|
|
|
|
# Video ------------------------------------------------------------------------------------
|
|
if with_video_terminal or with_video_framebuffer or with_video_colorbars:
|
|
self.submodules.videophy = VideoVGAPHY(platform.request("vga"), clock_domain="vga")
|
|
if with_video_terminal:
|
|
self.add_video_terminal(phy=self.videophy, timings="800x600@60Hz", clock_domain="vga")
|
|
if with_video_framebuffer:
|
|
self.add_video_framebuffer(phy=self.videophy, timings="800x600@60Hz", clock_domain="vga", format="rgb565")
|
|
if with_video_colorbars:
|
|
self.add_video_colorbars(phy=self.videophy, timings="800x600@60Hz", clock_domain="vga")
|
|
|
|
# Leds -------------------------------------------------------------------------------------
|
|
if with_led_chaser:
|
|
self.submodules.leds = LedChaser(
|
|
pads = platform.request_all("user_led"),
|
|
sys_clk_freq = sys_clk_freq)
|
|
|
|
if (with_daughterboard):
|
|
from litex_boards.platforms.qmtech_daughterboard import SevenSeg
|
|
self.submodules.sevenseg = SevenSeg(
|
|
segs = platform.request_all("seven_seg"),
|
|
sels = platform.request_all("seven_seg_ctl"),
|
|
sys_clk_freq = sys_clk_freq)
|
|
|
|
if not with_daughterboard and kwargs["uart_name"] == "serial":
|
|
kwargs["uart_name"] = "jtag_serial"
|
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
def main():
|
|
parser = argparse.ArgumentParser(description="LiteX SoC on QMTech XC7K325T")
|
|
parser.add_argument("--toolchain", default="vivado", help="FPGA toolchain (vivado, symbiflow or yosys+nextpnr).")
|
|
parser.add_argument("--build", action="store_true", help="Build bitstream.")
|
|
parser.add_argument("--load", action="store_true", help="Load bitstream.")
|
|
parser.add_argument("--sys-clk-freq", default=100e6, help="System clock frequency.")
|
|
parser.add_argument("--with-daughterboard", action="store_true", help="Board plugged into the QMTech daughterboard.")
|
|
ethopts = parser.add_mutually_exclusive_group()
|
|
ethopts.add_argument("--with-ethernet", action="store_true", help="Enable Ethernet support.")
|
|
ethopts.add_argument("--with-etherbone", action="store_true", help="Enable Etherbone support.")
|
|
parser.add_argument("--eth-ip", default="192.168.1.50", type=str, help="Ethernet/Etherbone IP address.")
|
|
parser.add_argument("--eth-dynamic-ip", action="store_true", help="Enable dynamic Ethernet IP addresses setting.")
|
|
parser.add_argument("--remote-ip", default="192.168.1.100",
|
|
help="Remote IP address of TFTP server.")
|
|
parser.add_argument("--local-ip", default="192.168.1.50",
|
|
help="Local IP address.")
|
|
sdopts = parser.add_mutually_exclusive_group()
|
|
sdopts.add_argument("--with-spi-sdcard", action="store_true", help="Enable SPI-mode SDCard support.")
|
|
sdopts.add_argument("--with-sdcard", action="store_true", help="Enable SDCard support.")
|
|
parser.add_argument("--with-spi-flash", action="store_true", help="Enable SPI Flash (MMAPed).")
|
|
viopts = parser.add_mutually_exclusive_group()
|
|
viopts.add_argument("--with-video-terminal", action="store_true", help="Enable Video Terminal (VGA).")
|
|
viopts.add_argument("--with-video-framebuffer", action="store_true", help="Enable Video Framebuffer (VGA).")
|
|
viopts.add_argument("--with-video-colorbars", action="store_true", help="Enable Video Colorbars (VGA).")
|
|
builder_args(parser)
|
|
soc_core_args(parser)
|
|
vivado_build_args(parser)
|
|
args = parser.parse_args()
|
|
|
|
soc = BaseSoC(
|
|
toolchain = args.toolchain,
|
|
sys_clk_freq = int(float(args.sys_clk_freq)),
|
|
with_daughterboard = args.with_daughterboard,
|
|
with_ethernet = args.with_ethernet,
|
|
with_etherbone = args.with_etherbone,
|
|
eth_ip = args.eth_ip,
|
|
eth_dynamic_ip = args.eth_dynamic_ip,
|
|
local_ip = args.local_ip,
|
|
remote_ip = args.remote_ip,
|
|
with_spi_flash = args.with_spi_flash,
|
|
with_video_terminal = args.with_video_terminal,
|
|
with_video_framebuffer = args.with_video_framebuffer,
|
|
with_video_colorbars = args.with_video_colorbars,
|
|
**soc_core_argdict(args)
|
|
)
|
|
|
|
if args.with_spi_sdcard:
|
|
soc.add_spi_sdcard()
|
|
if args.with_sdcard:
|
|
soc.add_sdcard()
|
|
|
|
builder = Builder(soc, **builder_argdict(args))
|
|
if args.with_ethernet or args.with_etherbone:
|
|
os.makedirs(os.path.join(builder.software_dir, "include/generated"),
|
|
exist_ok=True)
|
|
write_to_file(
|
|
os.path.join(builder.software_dir, "include/generated", "target.h"),
|
|
"// Force 100Base-T speed\n"
|
|
"#define TARGET_ETHPHY_INIT_FUNC() mdio_write(0, 0, 0x2100)")
|
|
|
|
builder_kwargs = vivado_build_argdict(args) if args.toolchain == "vivado" else {}
|
|
if args.build:
|
|
builder.build(**builder_kwargs)
|
|
|
|
if args.load:
|
|
prog = soc.platform.create_programmer()
|
|
prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"))
|
|
|
|
if __name__ == "__main__":
|
|
main()
|