173 lines
7.8 KiB
Python
Executable File
173 lines
7.8 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
|
|
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2021 Franck Jullien <franck.jullien@collshade.fr>
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
from migen import *
|
|
from migen.genlib.resetsync import AsyncResetSynchronizer
|
|
|
|
from litex.gen import *
|
|
|
|
from litex_boards.platforms import efinix_titanium_ti60_f225_dev_kit
|
|
|
|
from litex.soc.cores.clock import *
|
|
from litex.soc.integration.soc_core import *
|
|
from litex.soc.integration.builder import *
|
|
from litex.soc.integration.soc import SoCRegion
|
|
from litex.soc.interconnect import wishbone
|
|
|
|
from litex.soc.cores.hyperbus import HyperRAM
|
|
|
|
from liteeth.phy.titaniumrgmii import LiteEthPHYRGMII
|
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
class _CRG(LiteXModule):
|
|
def __init__(self, platform, sys_clk_freq):
|
|
self.rst = Signal()
|
|
self.cd_sys = ClockDomain()
|
|
self.cd_sys2x = ClockDomain()
|
|
self.cd_sys2x_ps = ClockDomain()
|
|
|
|
# # #
|
|
|
|
clk25 = platform.request("clk25")
|
|
rst_n = platform.request("user_btn", 0)
|
|
|
|
# PLL
|
|
self.pll = pll = TITANIUMPLL(platform)
|
|
self.comb += pll.reset.eq(~rst_n | self.rst)
|
|
pll.register_clkin(clk25, 25e6)
|
|
# You can use CLKOUT0 only for clocks with a maximum frequency of 4x
|
|
# (integer) of the reference clock. If all your system clocks do not fall within
|
|
# this range, you should dedicate one unused clock for CLKOUT0.
|
|
pll.create_clkout(None, 25e6)
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq, phase=0, with_reset=True)
|
|
pll.create_clkout(self.cd_sys2x, 2 * sys_clk_freq, phase=0, with_reset=True)
|
|
pll.create_clkout(self.cd_sys2x_ps, 2 * sys_clk_freq, phase=315, with_reset=True)
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
class BaseSoC(SoCCore):
|
|
def __init__(self, sys_clk_freq=200e6,
|
|
with_spi_flash = False,
|
|
with_hyperram = False,
|
|
with_ethernet = False,
|
|
with_etherbone = False,
|
|
eth_phy = 0,
|
|
eth_ip = "192.168.1.50",
|
|
remote_ip = None,
|
|
**kwargs):
|
|
platform = efinix_titanium_ti60_f225_dev_kit.Platform()
|
|
|
|
# CRG --------------------------------------------------------------------------------------
|
|
self.crg = _CRG(platform, sys_clk_freq)
|
|
|
|
# SoCCore ----------------------------------------------------------------------------------
|
|
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on Efinix Titanium Ti60 F225 Dev Kit", **kwargs)
|
|
|
|
# SPI Flash --------------------------------------------------------------------------------
|
|
if with_spi_flash:
|
|
from litespi.modules import W25Q64JW
|
|
from litespi.opcodes import SpiNorFlashOpCodes as Codes
|
|
self.add_spi_flash(mode="1x", module=W25Q64JW(Codes.READ_1_1_1), with_master=True)
|
|
|
|
# HyperRAM ---------------------------------------------------------------------------------
|
|
if with_hyperram:
|
|
# HyperRAM Parameters.
|
|
hyperram_device = "W958D6NW"
|
|
hyperram_size = 32 * MEGABYTE
|
|
hyperram_cache_size = 16 * KILOBYTE
|
|
|
|
# HyperRAM Bus/Slave Interface.
|
|
hyperram_bus = wishbone.Interface(data_width=32, address_width=32, addressing="word")
|
|
self.bus.add_slave(name="main_ram", slave=hyperram_bus, region=SoCRegion(origin=0x40000000, size=hyperram_size, mode="rwx"))
|
|
|
|
# HyperRAM L2 Cache.
|
|
hyperram_cache = wishbone.Cache(
|
|
cachesize = hyperram_cache_size//4,
|
|
master = hyperram_bus,
|
|
slave = wishbone.Interface(data_width=32, address_width=32, addressing="word")
|
|
)
|
|
hyperram_cache = FullMemoryWE()(hyperram_cache)
|
|
self.hyperram_cache = hyperram_cache
|
|
self.add_config("L2_SIZE", hyperram_cache_size)
|
|
|
|
# HyperRAM Core.
|
|
self.hyperram = HyperRAM(
|
|
pads = platform.request("hyperram"),
|
|
latency = 7,
|
|
latency_mode = "variable",
|
|
sys_clk_freq = sys_clk_freq,
|
|
clk_ratio = "2:1",
|
|
dq_i_cd = "sys2x_ps",
|
|
)
|
|
self.comb += self.hyperram_cache.slave.connect(self.hyperram.bus)
|
|
|
|
# Ethernet / Etherbone ---------------------------------------------------------------------
|
|
if with_ethernet or with_etherbone:
|
|
platform.add_extension(efinix_titanium_ti60_f225_dev_kit.rgmii_ethernet_qse_ios("P1"))
|
|
pads = platform.request("eth", eth_phy)
|
|
self.ethphy = LiteEthPHYRGMII(
|
|
platform = platform,
|
|
clock_pads = platform.request("eth_clocks", eth_phy),
|
|
pads = pads,
|
|
with_hw_init_reset = False)
|
|
if with_ethernet:
|
|
self.add_ethernet(phy=self.ethphy, local_ip=eth_ip, remote_ip=remote_ip, software_debug=False)
|
|
if with_etherbone:
|
|
self.add_etherbone(phy=self.ethphy, ip_address=eth_ip)
|
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
def main():
|
|
from litex.build.parser import LiteXArgumentParser
|
|
parser = LiteXArgumentParser(platform=efinix_titanium_ti60_f225_dev_kit.Platform, description="LiteX SoC on Efinix Titanium Ti60 F225 Dev Kit.")
|
|
parser.add_target_argument("--flash", action="store_true", help="Flash bitstream.")
|
|
parser.add_target_argument("--sys-clk-freq", default=200e6, type=float, help="System clock frequency.")
|
|
parser.add_target_argument("--with-spi-flash", action="store_true", help="Enable SPI Flash (MMAPed).")
|
|
parser.add_target_argument("--with-hyperram", action="store_true", help="Enable HyperRAM.")
|
|
sdopts = parser.target_group.add_mutually_exclusive_group()
|
|
sdopts.add_argument("--with-spi-sdcard", action="store_true", help="Enable SPI-mode SDCard support.")
|
|
sdopts.add_argument("--with-sdcard", action="store_true", help="Enable SDCard support.")
|
|
ethopts = parser.target_group.add_mutually_exclusive_group()
|
|
ethopts.add_argument("--with-ethernet", action="store_true", help="Enable Ethernet support.")
|
|
ethopts.add_argument("--with-etherbone", action="store_true", help="Enable Etherbone support.")
|
|
parser.add_target_argument("--eth-ip", default="192.168.1.50", help="Ethernet/Etherbone IP address.")
|
|
parser.add_target_argument("--remote-ip", default="192.168.1.100", help="Remote IP address of TFTP server.")
|
|
parser.add_target_argument("--eth-phy", default=0, type=int, help="Ethernet PHY: 0 (default) or 1.")
|
|
args = parser.parse_args()
|
|
|
|
soc = BaseSoC(
|
|
sys_clk_freq = args.sys_clk_freq,
|
|
with_spi_flash = args.with_spi_flash,
|
|
with_hyperram = args.with_hyperram,
|
|
with_ethernet = args.with_ethernet,
|
|
with_etherbone = args.with_etherbone,
|
|
eth_ip = args.eth_ip,
|
|
remote_ip = args.remote_ip,
|
|
eth_phy = args.eth_phy,
|
|
**parser.soc_argdict)
|
|
if args.with_spi_sdcard:
|
|
soc.add_spi_sdcard()
|
|
if args.with_sdcard:
|
|
soc.add_sdcard()
|
|
builder = Builder(soc, **parser.builder_argdict)
|
|
if args.build:
|
|
builder.build(**parser.toolchain_argdict)
|
|
|
|
if args.load:
|
|
prog = soc.platform.create_programmer()
|
|
prog.load_bitstream(builder.get_bitstream_filename(mode="sram"))
|
|
|
|
if args.flash:
|
|
from litex.build.openfpgaloader import OpenFPGALoader
|
|
prog = OpenFPGALoader("titanium_ti60_f225")
|
|
prog.flash(0, builder.get_bitstream_filename(mode="flash", ext=".hex")) # FIXME
|
|
|
|
if __name__ == "__main__":
|
|
main()
|