215 lines
8.9 KiB
Python
Executable File
215 lines
8.9 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
|
|
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2022 Andrew Gillham <gillham@roadsign.com>
|
|
# Copyright (c) 2014-2015 Sebastien Bourdeauducq <sb@m-labs.hk>
|
|
# Copyright (c) 2014-2020 Florent Kermarrec <florent@enjoy-digital.fr>
|
|
# Copyright (c) 2014-2015 Yann Sionneau <ys@m-labs.hk>
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
import os
|
|
|
|
from migen import *
|
|
|
|
from litex.gen import LiteXModule
|
|
|
|
from litex_boards.platforms import sitlinv_stlv7325
|
|
|
|
from litex.soc.cores.clock import *
|
|
from litex.soc.integration.soc_core import *
|
|
from litex.soc.integration.builder import *
|
|
from litex.soc.cores.led import LedChaser
|
|
from litex.soc.cores.bitbang import I2CMaster
|
|
|
|
from litedram.modules import MT8JTF12864
|
|
from litedram.phy import s7ddrphy
|
|
|
|
from liteeth.phy import LiteEthPHY
|
|
|
|
from litepcie.phy.s7pciephy import S7PCIEPHY
|
|
from litepcie.software import generate_litepcie_software
|
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
class _CRG(LiteXModule):
|
|
def __init__(self, platform, sys_clk_freq):
|
|
self.rst = Signal()
|
|
self.cd_sys = ClockDomain()
|
|
self.cd_sys4x = ClockDomain()
|
|
self.cd_idelay = ClockDomain()
|
|
|
|
# # #
|
|
|
|
# Clk/Rst.
|
|
clk200 = platform.request("clk200")
|
|
rst_n = platform.request("cpu_reset_n")
|
|
|
|
# PLL.
|
|
self.pll = pll = S7MMCM(speedgrade=-2)
|
|
self.comb += pll.reset.eq(~rst_n | self.rst)
|
|
pll.register_clkin(clk200, 200e6)
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq)
|
|
pll.create_clkout(self.cd_sys4x, 4*sys_clk_freq)
|
|
pll.create_clkout(self.cd_idelay, 200e6)
|
|
platform.add_false_path_constraints(self.cd_sys.clk, pll.clkin) # Ignore sys_clk to pll.clkin path created by SoC's rst.
|
|
|
|
self.idelayctrl = S7IDELAYCTRL(self.cd_idelay)
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
class BaseSoC(SoCCore):
|
|
def __init__(self, sys_clk_freq=100e6,
|
|
with_ethernet = False,
|
|
with_etherbone = False,
|
|
local_ip = "192.168.1.50",
|
|
remote_ip = "",
|
|
eth_dynamic_ip = False,
|
|
with_led_chaser = True,
|
|
with_pcie = False,
|
|
with_sata = False,
|
|
with_jtagbone = True,
|
|
**kwargs):
|
|
platform = sitlinv_stlv7325.Platform()
|
|
|
|
# CRG --------------------------------------------------------------------------------------
|
|
self.crg = _CRG(platform, sys_clk_freq)
|
|
|
|
# SoCCore ----------------------------------------------------------------------------------
|
|
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on Sitlinv STLV7325", **kwargs)
|
|
|
|
# DDR3 SDRAM -------------------------------------------------------------------------------
|
|
if not self.integrated_main_ram_size:
|
|
self.ddrphy = s7ddrphy.K7DDRPHY(platform.request("ddram"),
|
|
memtype = "DDR3",
|
|
nphases = 4,
|
|
sys_clk_freq = sys_clk_freq,
|
|
)
|
|
self.add_sdram("sdram",
|
|
phy = self.ddrphy,
|
|
module = MT8JTF12864(sys_clk_freq, "1:4"),
|
|
l2_cache_size = kwargs.get("l2_size", 8192),
|
|
)
|
|
|
|
# Jtagbone ---------------------------------------------------------------------------------
|
|
if with_jtagbone:
|
|
self.add_jtagbone()
|
|
|
|
# Ethernet / Etherbone ---------------------------------------------------------------------
|
|
if with_ethernet or with_etherbone:
|
|
self.ethphy = LiteEthPHY(
|
|
clock_pads = self.platform.request("eth_clocks", 0),
|
|
pads = self.platform.request("eth", 0),
|
|
clk_freq = self.clk_freq)
|
|
if with_ethernet:
|
|
self.add_ethernet(phy=self.ethphy, dynamic_ip=eth_dynamic_ip)
|
|
if with_etherbone:
|
|
self.add_etherbone(phy=self.ethphy)
|
|
|
|
if local_ip:
|
|
local_ip = local_ip.split(".")
|
|
self.add_constant("LOCALIP1", int(local_ip[0]))
|
|
self.add_constant("LOCALIP2", int(local_ip[1]))
|
|
self.add_constant("LOCALIP3", int(local_ip[2]))
|
|
self.add_constant("LOCALIP4", int(local_ip[3]))
|
|
|
|
if remote_ip:
|
|
remote_ip = remote_ip.split(".")
|
|
self.add_constant("REMOTEIP1", int(remote_ip[0]))
|
|
self.add_constant("REMOTEIP2", int(remote_ip[1]))
|
|
self.add_constant("REMOTEIP3", int(remote_ip[2]))
|
|
self.add_constant("REMOTEIP4", int(remote_ip[3]))
|
|
|
|
# PCIe -------------------------------------------------------------------------------------
|
|
if with_pcie:
|
|
self.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x4"),
|
|
data_width = 128,
|
|
bar0_size = 0x20000)
|
|
self.add_pcie(phy=self.pcie_phy, ndmas=1)
|
|
|
|
# TODO verify / test
|
|
# SATA -------------------------------------------------------------------------------------
|
|
if with_sata:
|
|
from litex.build.generic_platform import Subsignal, Pins
|
|
from litesata.phy import LiteSATAPHY
|
|
|
|
# RefClk, Generate 150MHz from PLL.
|
|
self.cd_sata_refclk = ClockDomain()
|
|
self.crg.pll.create_clkout(self.cd_sata_refclk, 150e6)
|
|
sata_refclk = ClockSignal("sata_refclk")
|
|
platform.add_platform_command("set_property SEVERITY {{Warning}} [get_drc_checks REQP-52]")
|
|
|
|
# PHY
|
|
self.sata_phy = LiteSATAPHY(platform.device,
|
|
refclk = sata_refclk,
|
|
pads = platform.request("sata", 0),
|
|
gen = "gen2",
|
|
clk_freq = sys_clk_freq,
|
|
data_width = 16)
|
|
|
|
# Core
|
|
self.add_sata(phy=self.sata_phy, mode="read+write")
|
|
|
|
# Leds -------------------------------------------------------------------------------------
|
|
if with_led_chaser:
|
|
self.leds = LedChaser(
|
|
pads = platform.request_all("user_led_n"),
|
|
sys_clk_freq = sys_clk_freq)
|
|
|
|
# I2C --------------------------------------------------------------------------------------
|
|
self.i2c = I2CMaster(platform.request("i2c"))
|
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
def main():
|
|
from litex.build.parser import LiteXArgumentParser
|
|
parser = LiteXArgumentParser(platform=sitlinv_stlv7325.Platform, description="LiteX SoC on AliExpress STLV7325.")
|
|
parser.add_target_argument("--sys-clk-freq", default=100e6, type=float, help="System clock frequency.")
|
|
ethopts = parser.target_group.add_mutually_exclusive_group()
|
|
ethopts.add_argument("--with-ethernet", action="store_true", help="Enable Ethernet support.")
|
|
ethopts.add_argument("--with-etherbone", action="store_true", help="Enable Etherbone support.")
|
|
parser.add_target_argument("--remote-ip", default="192.168.1.100",help="Remote IP address of TFTP server.")
|
|
parser.add_target_argument("--local-ip", default="192.168.1.50", help="Local IP address.")
|
|
parser.add_target_argument("--eth-dynamic-ip", action="store_true", help="Enable dynamic Ethernet IP addresses setting.")
|
|
parser.add_target_argument("--with-pcie", action="store_true", help="Enable PCIe support.")
|
|
parser.add_target_argument("--driver", action="store_true", help="Generate PCIe driver.")
|
|
parser.add_target_argument("--with-sata", action="store_true", help="Enable SATA support.")
|
|
parser.add_target_argument("--with-jtagbone", action="store_true", help="Enable Jtagbone support.")
|
|
sdopts = parser.target_group.add_mutually_exclusive_group()
|
|
sdopts.add_argument("--with-spi-sdcard", action="store_true", help="Enable SPI-mode SDCard support.")
|
|
sdopts.add_argument("--with-sdcard", action="store_true", help="Enable SDCard support.")
|
|
args = parser.parse_args()
|
|
|
|
assert not (args.with_etherbone and args.eth_dynamic_ip)
|
|
|
|
soc = BaseSoC(
|
|
sys_clk_freq = args.sys_clk_freq,
|
|
with_ethernet = args.with_ethernet,
|
|
with_etherbone = args.with_etherbone,
|
|
local_ip = args.local_ip,
|
|
remote_ip = args.remote_ip,
|
|
eth_dynamic_ip = args.eth_dynamic_ip,
|
|
with_pcie = args.with_pcie,
|
|
with_sata = args.with_sata,
|
|
with_jtagbone = args.with_jtagbone,
|
|
**parser.soc_argdict
|
|
)
|
|
if args.with_spi_sdcard:
|
|
soc.add_spi_sdcard()
|
|
if args.with_sdcard:
|
|
soc.add_sdcard()
|
|
builder = Builder(soc, **parser.builder_argdict)
|
|
if args.build:
|
|
builder.build(**parser.toolchain_argdict)
|
|
|
|
if args.driver:
|
|
generate_litepcie_software(soc, os.path.join(builder.output_dir, "driver"))
|
|
|
|
if args.load:
|
|
prog = soc.platform.create_programmer()
|
|
prog.load_bitstream(builder.get_bitstream_filename(mode="sram"))
|
|
|
|
if __name__ == "__main__":
|
|
main()
|