79 lines
2.4 KiB
Python
79 lines
2.4 KiB
Python
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2022 Icenowy Zheng <icenowy@aosc.io>
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
from migen import *
|
|
|
|
from litex.build.generic_platform import *
|
|
from litex.build.gowin.platform import GowinPlatform
|
|
from litex.build.openfpgaloader import OpenFPGALoader
|
|
|
|
# IOs ----------------------------------------------------------------------------------------------
|
|
|
|
_io = [
|
|
# Clk / Rst
|
|
("clk27", 0, Pins("52"), IOStandard("LVCMOS33")),
|
|
|
|
# Leds
|
|
("user_led", 0, Pins("10"), IOStandard("LVCMOS18")),
|
|
("user_led", 1, Pins("11"), IOStandard("LVCMOS18")),
|
|
("user_led", 2, Pins("13"), IOStandard("LVCMOS18")),
|
|
("user_led", 3, Pins("14"), IOStandard("LVCMOS18")),
|
|
("user_led", 4, Pins("15"), IOStandard("LVCMOS18")),
|
|
("user_led", 5, Pins("16"), IOStandard("LVCMOS18")),
|
|
|
|
# Buttons.
|
|
("user_btn", 0, Pins("3"), IOStandard("LVCMOS18")),
|
|
("user_btn", 1, Pins("4"), IOStandard("LVCMOS18")),
|
|
|
|
# Serial
|
|
("serial", 0,
|
|
Subsignal("rx", Pins("18")),
|
|
Subsignal("tx", Pins("17")),
|
|
IOStandard("LVCMOS33")
|
|
),
|
|
|
|
# SPIFlash
|
|
("spiflash", 0,
|
|
Subsignal("cs_n", Pins("60"), IOStandard("LVCMOS33")),
|
|
Subsignal("clk", Pins("59"), IOStandard("LVCMOS33")),
|
|
Subsignal("miso", Pins("62"), IOStandard("LVCMOS33")),
|
|
Subsignal("mosi", Pins("61"), IOStandard("LVCMOS33")),
|
|
),
|
|
|
|
("spisdcard", 0,
|
|
Subsignal("clk", Pins("36")),
|
|
Subsignal("mosi", Pins("37")),
|
|
Subsignal("cs_n", Pins("38")),
|
|
Subsignal("miso", Pins("39")),
|
|
IOStandard("LVCMOS33"),
|
|
),
|
|
|
|
# TODO: SPI/RGB LCD, copackaged PSRAM
|
|
]
|
|
|
|
# Connectors ---------------------------------------------------------------------------------------
|
|
|
|
_connectors = [
|
|
# TODO
|
|
]
|
|
|
|
# Platform -----------------------------------------------------------------------------------------
|
|
|
|
class Platform(GowinPlatform):
|
|
default_clk_name = "clk27"
|
|
default_clk_period = 1e9/27e6
|
|
|
|
def __init__(self):
|
|
GowinPlatform.__init__(self, "GW1NR-LV9QN88PC6/I5", _io, _connectors, toolchain="gowin", devicename="GW1NR-9C")
|
|
self.toolchain.options["use_mspi_as_gpio"] = 1
|
|
|
|
def create_programmer(self):
|
|
return OpenFPGALoader(cable="ft2232")
|
|
|
|
def do_finalize(self, fragment):
|
|
GowinPlatform.do_finalize(self, fragment)
|
|
self.add_period_constraint(self.lookup_request("clk27", loose=True), 1e9/27e6)
|